IR2131PBF ,3 Phase Driver, Inverting Input, Independent High and Low Side, 700ns Deadtimeapplications. The floating channels can be usedto drive N-channel power MOSFETs or IGBTs in the hi ..
IR2131S ,3 Phase Driver, Inverting Input, Independent High and Low Side, 700ns Deadtime in a 28-lead SOIC packageElectrical CharacteristicsV (V , V ) = 15V, V = V = COM, C = 1000 pF and T = 25C unless otherwise ..
IR2131SPBF , 3 HIGH SIDE AND 3 LOW SIDE DRIVER
IR2131SPBF , 3 HIGH SIDE AND 3 LOW SIDE DRIVER
IR2132 ,3 Phase Driver, Inverting Input, 0.8us Deadtime in a 28-pin DIP packageFeatures• Floating channel designed for bootstrap operationV 600V max.OFFSETFully operational to +6 ..
IR2132J ,3 Phase Driver, Inverting Input, 0.8us Deadtime in a mod. 44-lead PLCC packageFeatures• Floating channel designed for bootstrap operationV 600V max.OFFSETFully operational to +6 ..
IRU1117 ,800mA LOW DROPOUT POSITIVE ADJUSTABLE REGULATORApplicationsTYPICAL APPLICATIOND15VC110uFVIN3IRU1117VOUT 2.85V / 800mA2R1121C2Adj 110uFR2154Figure ..
IRU1117 ,800mA LOW DROPOUT POSITIVE ADJUSTABLE REGULATORELECTRICAL SPECIFICATIONSUnless otherwise specified, these specifications apply over CIN=1mF, COUT= ..
IRU1117 ,800mA LOW DROPOUT POSITIVE ADJUSTABLE REGULATORblock diagram of the IRU1117.APPLICATION INFORMATIONIntroductionThe IRU1117 adjustable Low Dropout ..
IRU1117-18CD ,0.8A Fixed LDO Linear Regulator in a TO-252 (D-PAK) 2-Leads packageFEATURES DESCRIPTIONGuaranteed < 1.2V Dropout at 800mA Load The IRU1117-18 is a low dropout three-t ..
IRU1117-18CDTR ,0.8A Fixed LDO Linear Regulator in a TO-252 (D-PAK) 2-Leads packageAPPLICATIONS signed to be stable with low cost aluminum capacitorswhile maintaining stability with ..
IRU1117-18CP ,0.8A Fixed LDO Linear Regulator in a ULTRA THIN-PAK 2-Leads packageApplicationsPC Clock Supply VoltageTYPICAL APPLICATION3.3VC110uFVIN3IRU1117-18VOUT2 1.8V / 800mAC21 ..
IR2131PBF
3 Phase Driver, Inverting Input, Independent High and Low Side, 700ns Deadtime
I n Te r n C) ti C) n C) I Data Sheet No. P060032 rev P
193 Rectifier IR2131(J)(S) & (PbF)
3 HIGH SIDE AND 3 LOW SIDE DRIVER
Features
q Floating channel designed for bootstrap operation Product Summary
Fully operational to +600V Tolerant to negative
transieht voltage dV/dt immune VOFFSET 600V max.
. Gate drive supply range from 10 to 20V
. Undervoltage lockout for all channels Ityrl- 160 mA I 360 mA
. Over-current shutdown turns off all six drivers
. Independent 3 high side & 3 low side drivers -
. Matched propagation delay for all channels VOUT 10 20V
. 2.5V logic compatible
. Outputs out of phase with inputs tonloff (typ.) 1.3 & 0.6 ps
o 28-Lead SOIC & 44-Lead PLCC are also .
available in Lead-Free. Deadtime (typ.) 700 ns
Description Packages
The IR2131(J)(S) is a high voltage, high speed power
MOSFET and IGBT driver with three independent high and
low side referenced output channels. Proprietary HVIC
technology enables ruggedized monolithic construction.
Logic inputs are compatible with CMOS or LSTTL outputs,
down to 2.5V logic. A current trip function which termi-
nates all six outputs can be derived from an external cur-
rent sense resistor. A shutdown input is provided for a
customized shutdown function. An open drain FAULT
signal is provided to indicate that any of the shutdowns has
occurred. The output drivers feature a high pulse current
buffer stage designed for minimum driver cross-conduc-
tion. Propagation delays are matched to simplify use in high
frequency applications. The floating channels can be used
to drive N-channel power MOSFETs or IGBTs in the high
side cormguration which operate up to 600 volts.
28-Lead PDIP
44-Lead PLCC
w/o 12 Leads
Typical Connection “mow
Vcc Vcc
HINI-,2,3 HIN1,2.3 HOI.2.3
LIN1.2.3 L|N1.2.3 v5.2.3
W FAt-JLT
FLT-CLR
u_ 0 TO
FLT-GLR
LOI.2,3
(Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical connections only.
Please refer to our Application Notes and DesignTips for proper circuit board layout.
1
International
IDR Rectifier
IR2'131(J)(S) & (PbF)
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-
eters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under
board mounted and still air conditions. Additional Information is shown in Figures 7 through 10.
Symbol Definition Min. Max. Units
V31 2 3 High Side Floating Supply Voltage -0.3 625
V51 2 3 High Side Floating Offset Voltage V312 3 - 25 V31 2 3 + 0.3
VH01 2 3 High Side Floating OutputVoltage vs, 2 3 - 0.3 vs, 2 3 + 0.3
Vcc Low Side and Logic Fixed Supply Voltage -0.3 25
Vss LogicGround Vcc - 25 Vcc + 0.3
VLo1 2,3 Low Side OutputVoltage -0.3 Vcc + 0.3 V
VIN LogiclnputVoltage (HlN1,2,3,LlN1,2,3,FLT-CLR,SD&lTRIP) Vss - 0.3 (Vss+ 15) or
(Vcc + OB)
whichever
is lower
VFLT W Output Voltage Vss - 0.3 Vcc + 0.3
dVs/dt Allowable Offset Supply Voltage Transient - 50 V/ns
PD Package Power Dissipation @ TAS +25°C (28 Lead DIP) - 1.5
(28 Lead SOIC) - 1.6 W
(44 Lead PLCC) - 2.0
RthJA Thermal Resistance, Junction to Ambient (28 Lead DIP) - 83
(28 Lead SOIC) - 78 'C/W
(44 Lead PLCC) - 63 o C
T J Junction Temperature - 150
Ts Storage Temperature -55 150
TL Lead Temperature (Soldering, 10 seconds) - 300
Recommended Operating Conditions
The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the
recommended conditions. All voltage parameters are absolute voltages referenced to COM. The Vs offset rating is tested
with all supplies biased at 15V differential.
Symbol Definition Min. Max. Units
V31 2 3 High Side Floating Supply Voltage V31 2 3 + 10 V31 2 3 + 20
V51 2 3 High Side Floating OffsetVoltage Note 1 600
VHO1 2 3 High Side Floating Output Voltage V81 2 3 V31 2 3
Vcc Low Side and Logic Fixed Supply Voltage 10 20 V
Vss Logic Ground -5 5
VL01 2 3 Low Side Output Voltage 0 Vcc
VIN Logic InputVoltage (HlN1,2,3,LlN1,2,3,FLT-CLR,SD&lTRIP) Vss Vss + 5
VFLT FAULT Output Voltage Vss Vcc
TA Ambient Temperature MO 125 (
Note 1: Logic operational for Vs of-5V to +600V. Logic state held for Vs of-5V to A/BS. (Please refer to the Design Tip
DT97-3 for more details).
Note 2: All input pins, CA- and CAO pins are internally clamped with a 5.2V zener diode.
