HCT273 ,Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible InputsELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)ÎÎÎGuaranteed LimitÎV V – 55 toCCÎÎÎÎ VÎÎ25Î ..
HCT373 , Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS)
HCT373 , Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS)
HCT373 , Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS)
HCT373 , Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS)
HCT373 , Octal 3-State Noninverting Transparent Latch(High-Performance Silicon-Gate CMOS)
HD74HC688 , 8-bit Magnitude Comparator
HD74HC7266FPEL , Quad. 2-input Exclusive-NOR Gates
HD74HC7266P , Quad. 2-input Exclusive-NOR Gates
HD74HC7266P , Quad. 2-input Exclusive-NOR Gates
HD74HC73FPEL , Dual J-K Flip-Flops (with Clear)
HD74HC73FPEL , Dual J-K Flip-Flops (with Clear)
HCT273-MC74HCT273AN
Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs
SEMICONDUCTOR TECHNICAL DATA #! !
#! ! "!
High–Performance Silicon–Gate CMOSThe MC74HCT273A may be used as a level converter for interfacing TTL
or NMOS outputs to High–Speed CMOS inputs.
The HCT273A is identical in pinout to the LS273.
This device consists of eight D flip–flops with common Clock and Reset
inputs. Each flip–flop is loaded with a low–to–high transition of the Clock
input. Reset is asynchronous and active low. Output Drive Capability: 10 LSTTL Loads TTL/NMOS Compatible Input Levels Outputs Directly Interface to CMOS, NMOS and TTL Operating Voltage Range: 4.5 to 5.5 V Low Input Current: 1.0 μA In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 284 FETs or 71 Equivalent Gates
LOGIC DIAGRAMDATA
INPUTSCLOCK18RESET
PIN 20 = VCC
PIN 10 = GND
NONINVERTING
OUTPUTS
