HCF4520M013TR ,DUAL UP-COUNTERSLOGIC DIAGRAM TIMING CHART 3/12HCF4520B
HCF4532BM1 ,8-BIT PRIORITY ENCODERHCF4532B8-BIT PRIORITY ENCODER ■ CONVERTS FROM 1 TO 8 TO INPUTS BINARY■ PROVIDES CASCADING FEATURE ..
HCF4536BEY ,PROGAMMABLE TIMERABSOLUTE MAXIMUM RATINGS Symbol Parameter Value UnitV Supply Voltage-0.5 to +22 VDDV DC Input ..
HCF4536BEY ,PROGAMMABLE TIMERHCF4536BPROGRAMMABLE TIMER0 ■ 24 FLIP-FLOP STAGES - COUNTS FROM 2 24TO 2■ LAST 16 STAGES SELECTABL ..
HCF4538 ,DUAL MONOSTABLE MULTIVIBRATORHCF4538BDUAL MONOSTABLE MULTIVIBRATOR ■ RETRIGGERABLE/RESETTABLE CAPABILITY■ TRIGGER AND RESET PRO ..
HCF4538B ,DUAL MONOSTABLE MULTIVIBRATORHCC4538BHCF4538BDUAL MONOSTABLE MULTIVIBRATOR. RETRIGGERABLE/RESETTABLECAPABILITY. TRIGGER AND RESE ..
HD64F3334YF16 , Old Company Name in Catalogs and Other Documents
HD64F3334YF16 , Old Company Name in Catalogs and Other Documents
HD64F3334YFLH16 , Hitachi Single Chip Microcomputer
HD64F3334YFLH16 , Hitachi Single Chip Microcomputer
HD64F3334YTF16 , Old Company Name in Catalogs and Other Documents
HD64F3337YFLH16 , Hitachi Single Chip Microcomputer
HCF4520BEY-HCF4520BM1-HCF4520M013TR
DUAL UP-COUNTERS
1/12October 2002 MEDIUM SPEED OPERATION :
6MHz (Typ.) at 10V POSITIVE -OR NEGATIVE- EDGE
TRIGGERING SYNCHRONOUS INTERNAL CARRY
PROPAGATION QUIESCENT CURRENT SPECIF. UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT
II = 100nA (MAX) AT VDD = 18V TA = 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC
JESD13B "STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTIONHCF4520B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
HCF4520B, a Dual Binary Up Counter, consists of
two identical, internal 4-stage counters. The
counter stages are D-type Flip-Flops having
interchangeable Clock and Enable lines for
incrementing on either the positive-going or
negative going transitions. For single-unit
operations the Enable input is maintained High
and the counter advances on each positive going
transition of the Clock. The counters are cleared
by high levels on their Reset lines. The counter
can be cascaded in the ripple mode by connecting
Q4 to the enable input of the subsequent counter
while the clock input of the latter is held low.
HCF4520BDUAL BINARY UP COUNTER
PIN CONNECTION
ORDER CODES
HCF4520B2/12
IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
FUNCTIONAL DIAGRAM
TRUTH TABLE X : Don’t Care
HCF4520B3/12
LOGIC DIAGRAM
TIMING CHART
HCF4520B4/12
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
HCF4520B5/12
DC SPECIFICATIONS The Noise Margin for both "1" and "0" level is: 1V min. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V
