HCF4076M013TR ,4 BIT D TYPE REGISTERSHCF4076B4 BIT D TYPE REGISTERS ■ THREE STATE OUTPUTS■ INPUT DISABLE WITHOUT GATING THE CLOCK■ GAT ..
HCF4077 ,QUAD EXCLUSIVE NOR GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
HCF4077BM1 ,QUAD EXCLUSIVE NOR GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
HCF4078 ,8-INPUT NOR/OR GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
HCF4078BM1 ,8-INPUT NOR/OR GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
HCF4081 ,DUAL 4 INPUT AND GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
HD64F3334YF16 , Old Company Name in Catalogs and Other Documents
HD64F3334YF16 , Old Company Name in Catalogs and Other Documents
HD64F3334YFLH16 , Hitachi Single Chip Microcomputer
HD64F3334YFLH16 , Hitachi Single Chip Microcomputer
HD64F3334YTF16 , Old Company Name in Catalogs and Other Documents
HD64F3337YFLH16 , Hitachi Single Chip Microcomputer
HCF4076M013TR
4 BIT D TYPE REGISTERS
1/9September 2002 THREE STATE OUTPUTS INPUT DISABLE WITHOUT GATING THE
CLOCK GATED OUTPUT CONTROL LINES FOR
ENABLING OR DISABLING THE OUTPUTS BUFFERED INPUTS AND OUTPUTS QUIESCENT CURRENT SPECIFIED UP TO
20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I = 100nA (MAX) AT VDD = 18V TA = 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC
JESD13B "STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTIONHCF4076B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
HCF4076B is a four bit register consisting of
D-TYPE flip-flops that feature three state outputs.
Data Disable inputs are provided to control the
entry of data into the flip-flops. When both Data
Disable inputs are low, data at the D inputs are
loaded into their respective flip-flops on the next
positive transition of the clock input. Output
Disable inputs are also provided. When the Output
Disable inputs are both low, the normal logic
states of the four outputs are available to the load.
The outputs are disabled independently of the
clock by a high logic level at either Output Disable
input, and present a high impedance.
HCF4076B4 BIT D TYPE REGISTERS
PIN CONNECTION
ORDER CODES
HCF4076B2/9
IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
When either Output Disable M or N is high, the outputs are disabled (high impedance state) : however sequential operation of the flip-flop is
not affected.
FUNCTIONAL DIAGRAM
HCF4076B3/9
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
HCF4076B4/9
DC SPECIFICATIONS The Noise Margin for both "1" and "0" level is: 1V min. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V
HCF4076B5/9
DYNAMIC ELECTRICAL CHARACTERISTICS (T amb = 25°C, CL = 50pF, RL = 200KΩ, tr = tf = 20 ns)
(*) Typical temperature coefficient for all VDD value is 0.3 %/°C.
HCF4076B6/9
TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance)
RL = 200KΩ
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
