DS21352G ,3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers3.3V DS21352 and 5V DS21552T1 Single-Chip Transceivers
DS21352L ,3.3V DS21352 and 5V DS21552 T1 Single-Chip TransceiversFEATURES PIN ASSIGNMENT Complete DS1/ISDN–PRI/J1 transceiver functionality Long and Short haul L ..
DS21352L+ ,3.3V DS21352 and 5V DS21552 T1 Single Chip TransceiversFUNCTIONAL DESCRIPTION....83.2 DOCUMENT REVISION HISTORY...104.
DS21352LB+ ,3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers3.3V DS21352 and 5V DS21552T1 Single-Chip Transceivers
DS21352LN ,3.3V DS21352 and 5V DS21552 T1 Single-Chip TransceiversTABLE OF CONTENTS1. LIST OF FIGURES ....52. LIST OF TABLES ......63. INTRODUCTION.......73.1
DS21354 ,3.3V/5V E1 Single Chip Transceivers (SCT)TABLE OF CONTENTS 1. INTRODUCTION...... 6 1.1.
DS21352G-DS21352L+-DS21352LB+-DS21552L+-DS21552LN+
3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers
FEATURESComplete DS1/ISDN–PRI/J1 transceiver functionalityLong and Short haul LIUCrystal–less jitter attenuatorGenerates DSX–1 and CSU line build-outsHDLC controller with 64-byte buffers Configurable for
FDL or DS0 operationDual two–frame elastic store slip buffers that can
connect to asynchronous backplanes up to 8.192MHz8.192MHz clock output locked to RCLKInterleaving PCM Bus OperationPer-channel loopback and idle code insertion8-bit parallel control port muxed or nonmuxed buses
(Intel or Motorola)Programmable output clocks for Fractional T1Fully independent transmit and receive functionalityGenerates/detects in-band loop codes from 1 to 8 bits
in length including CSU loop codesIEEE 1149.1 JTAG-Boundary ScanPin compatible with DS2152/54/354/554 SCTs100-pin LQFP package (14 mm x 14 mm) 3.3V
(DS21352) or 5V (DS21552) supply; low power
CMOS
ORDERING INFORMATIONDS21352L (0C to +70C)
DS21352LN(-40C to +85C)
DS21552L (0C to +70C)
DS21552LN(-40C to +85C)
DESCRIPTIONThe DS21352/552 T1 single-chip transceiver contains all of the necessary functions for connection to T1
lines whether they are DS1 long haul or DSX–1 short haul. The clock recovery circuitry automatically
adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX–1 line build
outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator
(selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The
framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also
used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of
internal registers which the user can access and control the operation of the unit. Quick access via the
parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the
latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12–90),
AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.
PIN ASSIGNMENT
3.3V DS21352 and 5V DS21552
T1 Single-Chip Transceivers
DS21352
DS21552
DS21352/DS21552
TABLE OF CONTENTSLIST OF FIGURES.........................................................................................................................5LIST OF TABLES...........................................................................................................................6INTRODUCTION............................................................................................................................73.1FUNCTIONAL DESCRIPTION..............................................................................................8
3.2DOCUMENT REVISION HISTORY....................................................................................10
PIN DESCRIPTION......................................................................................................................114.1PIN FUNCTION DESCRIPTION..........................................................................................17
4.1.1Transmit Side Pins........................................................................................................17
4.1.2Receive Side Pins..........................................................................................................20
4.1.3Parallel Control Port Pins............................................................................................23
4.1.4JTAG Test Access Port Pins.........................................................................................25
4.1.5Interleave Bus Operation Pins......................................................................................25
4.1.6Line Interface Pins........................................................................................................26
4.1.7Supply Pins....................................................................................................................27
PARALLEL PORT........................................................................................................................285.1REGISTER MAP...................................................................................................................28
CONTROL, ID, AND TEST REGISTERS.................................................................................326.1POWER-UP SEQUENCE......................................................................................................32
6.2DEVICE ID............................................................................................................................32
6.3PAYLOAD LOOPBACK.......................................................................................................37
6.4FRAMER LOOPBACK.........................................................................................................38
6.5PULSE DENSITY ENFORCER............................................................................................40
6.6REMOTE LOOPBACK.........................................................................................................44
STATUS AND INFORMATION REGISTERS..........................................................................45ERROR COUNT REGISTERS....................................................................................................528.1LINE CODE VIOLATION COUNT REGISTER (LCVCR)................................................53
8.2PATH CODE VIOLATION COUNT REGISTER (PCVCR)...............................................54
8.3MULTIFRAMES OUT OF SYNC COUNT REGISTER (MOSCR)....................................55
DSO MONITORING FUNCTION...............................................................................................56
DS21352/DS21552
10.SIGNALING OPERATION..........................................................................................................58
10.1PROCESSOR-BASED SIGNALING....................................................................................58
10.2HARDWARD-BASED SIGNALING...................................................................................60
10.2.1 Receive Side.................................................................................................................60
10.2.2 Transmit Side...............................................................................................................61
11.PER-CHANNEL CODE (IDLE) GENERATION......................................................................61
11.1TRANSMIT SIDE CODE GENERATION...........................................................................62
11.1.1 Fixed Per-Channel Idle Code Insertion......................................................................62
11.1.2 Unique Per-Channel Idle Code Insertion....................................................................63
11.2RECEIVE SIDE CODE GENERATION...............................................................................63
11.2.1 Fixed Per-Channel Idle Code Insertion......................................................................64
11.2.3 Unique Per-Channel Idle Code Insertion....................................................................64
12.PER-CHANNEL LOOPBACK.....................................................................................................65
13.CLOCK BLOCKING REGISTERS............................................................................................65
14.ELASTIC STORES OPERATION..............................................................................................66
14.1RECEIVE SIDE.....................................................................................................................66
14.2TRANSMIT SIDE..................................................................................................................67
14.3ELASTIC STORES INITIALIZATION................................................................................67
14.4MINIMUM DELAY MODE..................................................................................................67
15.HDLC CONTROLLER.................................................................................................................68
15.1HDLC FOR DS0S..................................................................................................................68
15.1.1 Receive an HDLC Message.........................................................................................68
15.1.2 Transmit an HDLC Message.......................................................................................68
15.2FDL/Fs EXTRACTION AND INSERTION.........................................................................69
15.3HDLC and BOC CONTROLLER FOR THE FDL................................................................69
15.3.1 General Overview........................................................................................................69
15.3.2 Status Register for the HDLC......................................................................................70
15.3.3 Basic Operation Details..............................................................................................71
15.3.4 HDLC/BOC Register Description...............................................................................72
15.4LEGACY FDL SUPPORT.....................................................................................................82
15.4.1 Overview......................................................................................................................82
15.4.2 Receive Section............................................................................................................82
15.4.3 Transmit Section..........................................................................................................84
15.5D4/SLC-96 OPERATION......................................................................................................84
DS21352/DS21552
16.LINE INTERFACE FUNCTION.................................................................................................85
16.1RECEIVE CLOCK AND DATA RECOVERY....................................................................85
16.2TRANSMIT WAVE SHAPING AND LINE DRIVING.......................................................86
16.3JITTER ATTNUATOR..........................................................................................................86
16.4PROTECTED INTERFACES................................................................................................92
16.5RECEIVE MONITOR MODE...............................................................................................95
17.PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION............96
18. TRANSMIT TRANSPARENCY..................................................................................................99
19.JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT.......................99
19.1DESCRIPTION......................................................................................................................99
19.2TAP CONTROLLER STATE MACHINE..........................................................................101
19.3INSTRUCTION REGISTER...............................................................................................103
19.4TEST REGISTERS..............................................................................................................105
20.INTERLEAVED PCM BUS OPERATION..............................................................................109
20.1CHANNEL INTERLEAVE.................................................................................................111
20.2FRAME INTERLEAVE.......................................................................................................111
21.FUNCTIONAL TIMING DIAGRAMS.....................................................................................111
22.RECEIVE AND TRANSMIT DATA FLOW DIAGRAMS.....................................................123
23.OPERATING PARAMETERS...................................................................................................125
24.AC TIMING PARAMETERS AND DIAGRAMS....................................................................126
24.1MULTIPLEXED BUS AC CHARACTERISTICS.............................................................126
24.2NON-MULTIPLEXED BUS AC CHARACTERISTICS...................................................129
24.3RECEIVE SIDE AC CHARACTERISTICS.......................................................................132
24.4TRANSMIT AC CHARACTERISTICS..............................................................................136
25.MECHANICAL DESCRIPTTION............................................................................................139
DS21352/DS21552
1. LIST OF FIGURES
Figure 3-1 SCT BLOCK DIAGRAM.........................................................................................................9
Figure 16-1 EXTERNAL ANALOG CONNECTIONS..........................................................................87
Figure 16-2 OPTIONAL CRYSTAL CONNECTIONS..........................................................................88
Figure 16-3 TRANSMIT WAVEFORM TEMPLANE............................................................................89
Figure 16-4 JITTER TOLERANCE.........................................................................................................91
Figure 16-5 JITTER ATTENUATION....................................................................................................91
Figure 16-6 PROTECTED INTERFACE EXAMPLE FOR THE DS21552...........................................93
Figure 16-7 PROTECTED INTERFACE EXAMPLE FOR TE DS21352..............................................94
Figure 16-8 TYPICAL MONITOR PORT APPLICATION....................................................................95
Figure 19-1 JTAG FUNCTIONAL BLOCK DIAGRAM......................................................................100
Figure 19-2 TAP CONTROLLER STATE DIAGRAM........................................................................103
Figure 20-1 IBO BASIC CONFIGURATION USING 4 SCTS............................................................110
Figure 21-1 RECEIVE SIDE D4 TIMING.............................................................................................111
Figure 21-2 RECEIVE SIDE ESF TIMING...........................................................................................112
Figure 21-3 RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled)..............................113
Figure 21-4 RECEIVE SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled)...........113
Figure 21-5 RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled)...........114
Figure 21-6 RECEIVE SIDE INTERLEAVE BUS OPERATION, BYTE MODE..............................115
Figure 21-7 RECEIVE SIDE INTERLEAVE BUS OPERATION, FRAME MODE...........................116
Figure 21-8 TRANSMIT SIDE D4 TIMING.........................................................................................117
Figure 21-9 TRANSMIT SIDE ESF TIMING.......................................................................................118
Figure 21-10 TRANSMIT SIDE BOUNDARY TIMING (with elastic store disabled)........................119
Figure 21-11 TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled)......119
Figure 21-12 TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled)......120
Figure 21-13 TRANSMIT SIDE INTERLEAVE BUS OPERATION, BYTE MODE.........................121
Figure 21-14 TRANSMIT SIDE INTERLEAVE BUS OPERATION, FRAME MODE.....................122
Figure 22-1 RECEIVE DATA FLOW...................................................................................................123
Figure 22-2 TRANSMIT DATA FLOW................................................................................................124
Figure 24-1 INTEL BUS READ TIMING (BTS=0 / MUX=1).............................................................127
Figure 24-2 INTEL BUS WRITE TIMING (BTS=0 / MUX=1)...........................................................127
Figure 24-3 MOTOROLA BUS TIMING (BTS=1 / MUX=1)..............................................................128
Figure 24-4 INTEL BUS READ TIMING (BTS=0 / MUX=0)..............................................................130
Figure 24-5 INTEL BUS READ TIMING (BTS=0 / MUX=0).............................................................130
Figure 24-6 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)..................................................131
Figure 24-7 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)..................................................131
Figure 24-8 RECEIVE SIDE TIMING..................................................................................................133
Figure 24-9 RECEIVE SIDE TIMING, ELASTIC STORE ENABLED...............................................134
Figure 24-10 RECEIVE LINE INTERFACE TIMING.........................................................................135
Figure 24-11 TRANSMIT SIDE TIMING.............................................................................................137
Figure 24-12 TRANSMIT SIDE TIMING, ELASTIC STORE ENABLED.........................................138
Figure 24-13 TRANSMIT LINE INTERFACE TIMING......................................................................138
