DS1803-100 ,Addressable Dual Digital PotentiometerFEATURES PIN ASSIGNMENT§ 3V or 5V Power Supplies§ Ultra-low power consumption H1 1 14 ..
DS1803E-010 ,Addressable Dual Digital PotentiometerFEATURES PIN ASSIGNMENT§ 3V or 5V Power Supplies§ Ultra-low power consumption H1 1 14 ..
DS1803E-100+ ,Addressable Dual Digital PotentiometerPIN DESCRIPTION A1 6 11 NC L0, L1 - Low End of Resistor A0 7 10 SDA H0, H1 - High End of Resis ..
DS1803Z-010 ,Addressable Dual Digital PotentiometerDS1803Addressable Dual Digital Potentiometerwww.dalsemi.com
DS1803Z-010+ ,Addressable Dual Digital PotentiometerFEATURES PIN ASSIGNMENT 3V or 5V Operation Ultra-Low Power Consumption H1 1 ..
DS1803Z-010+T&R ,Addressable Dual Digital PotentiometerPIN DESCRIPTION A1 6 11 NC L0, L1 - Low End of Resistor A0 7 10 SDA H0, H1 - High End of Resis ..
DW01 , One Cell Lithium-ion/Polymer Battery Protection IC
DW01 , One Cell Lithium-ion/Polymer Battery Protection IC
DW01 , One Cell Lithium-ion/Polymer Battery Protection IC
DW01 , One Cell Lithium-ion/Polymer Battery Protection IC
DW01 , One Cell Lithium-ion/Polymer Battery Protection IC
DW01+ , One Cell Lithium-ion/Polymer Battery Protection IC
DS1803-010-DS1803-010+-DS1803-050-DS1803-100-DS1803E-010-DS1803Z-010-DS1803Z-050
Addressable Dual Digital Potentiometer
FEATURES 3V or 5V Power Supplies Ultra-low power consumption Two digitally controlled, 256-position
potentiometers 14-Pin TSSOP (173 mil) and 16-Pin SOIC
(150 mil) packaging available for surfacemount applications Addressable using 3-Chip Select Inputs Serial/Synchronous Bus Inputs Operating Temperature Range:Industrial: -40°C to +85°C Standard Resistance Values:DS1803-01010kWDS1803-05050kWDS1803-100100kW
PIN ASSIGNMENT
PIN DESCRIPTIONL0, L1 -Low End of Resistor
H0, H1 - High End of ResistorW0,W1 - Wiper terminal of Resistor
VCC - 3V/5V Power Supply Input
A0..A2 - Chip Select Inputs
SDA - Serial Data I/O
SCL - Serial Clock InputGND-Ground-No connection
DESCRIPTIONThe DS1803 Addressable Dual Digital Potentiometer is an addressable device having two independently
controlled potentiometers. Each potentiometer’s wiper can be set to one of 256 positions. Device control
is achieved via a 2-wire serial interface having a data I/O terminal and a clock input terminal. Device
addressing is provided through three chip select input terminals and correct communication protocol.
Addressing capability, when operating in a bus topology, allows up to eight devices to be controlled bythe serial interface. The exact wiper position of each potentiometer can be written or read. The DS1803
is available in a 16-pin DIP, 16-pin SOIC and 14-pin TSSOP package. The device is available in three
standard resistance values: 10kW, 50kW, and 100kW, and is specified over the industrial temperature
Addressable Dual Digital Potentiometer
DS1803
DEVICE OPERATIONThe DS1803 is an addressable, digitally controlled device which has two 256-position potentiometers. Afunctional block diagram of the part is shown in Figure 1. Communication and control of the device is
accomplished via a 2-wire serial interface having signals SDA and SDL. Device addressing is attained
using the device chip select inputs A0, A1, A2 and correct communication protocol over the 2-wire serial
interface.
Each potentiometer is composed of a 256 position resistor array. Two 8-bit registers, each assigned to arespective potentiometer, are used to set wiper position on the resistor array. The wiper terminal is
multiplexed to one of 256 positions on the resistor array based on its corresponding 8-bit register value.
For example, the high-end terminals, H0 and H1, have wiper position values FF(Hex) while the low-end
terminals, L0 and L1, have wiper position values 00(Hex).
The DS1803 is a volatile device that does not maintain the position of the wiper during power-down or
loss of power. On power-up, the DS1803 wipers’ position will be set to position 00(Hex) - the low-end
terminals. The user may then reset the wiper value to a desired position.
Communication with the DS1803 takes place over the 2-wire serial interface consisting of the bi-directional data terminal, SDA, and the serial clock input, SCL. Complete details of the 2-wire interface
are discussed in the section entitled “2-wire Serial Bus.”
The 2-wire interface and chip select inputs A0, A1, and A2 allow operation of up to eight devices in a bustopology; with A0, A1, and A2 being the address of the device.
Application ConsiderationsThe DS1803 is offered in three standard resistor values which include the 10kW, 50kW, and 100kW. The
resolution of the potentiometer is defined as RTOT/255, where RTOT is the total resistor value of the
potentiometer. The DS1803 is designed to operate using 3V or 5V power supplies over the industrial
(-40°C to +85°C) temperature range. Maximum input signal levels across the potentiometer cannot
exceed the operating power supply of the device.
2-WIRE SERIAL DATA BUSThe DS1803 supports a bi-directional 2-wire bus and data transmission protocol. A device that sends data
on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls
the message is called a “master”. The devices that are controlled by the master are “slaves”. The bus mustbe controlled by a master device which generates the serial clock (SCL), controls the bus access, and
generates the START and STOP conditions. The DS1803 operates as a slave on the 2-wire bus.
Connections to the bus are made via the open-drain I/O lines SDA and SCL.
The following bus protocol has been defined (see Figure 2). Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes inthe data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
DS1803
Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock isHIGH, defines a START condition.
Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line isHIGH, defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data lineis stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 2 details how
data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/W* bit, two types of
data transfer are possible.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited, and is determinedby the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Within the bus specifications a regular mode (100 kHz clock rate) and a fast mode (400 kHz clock rate)
are defined. The DS1803 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after thereception of each byte. The master device must generate an extra clock pulse which is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such away that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the master to generate the STOP condition.
1.
Data transfer from a master transmitter to a slave receiver: The first byte transmitted by the
master is the control byte (slave address). Next follows a number of data bytes. The slave returns anacknowledge bit after each received byte.
2.
Data transfer from a slave transmitter to a master receiver: The first byte (the slave address) istransmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a ‘not acknowledge’ is returned.
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus will not be released.
The DS1803 may operate in the following two modes:
1.
Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte isreceived, an acknowledge bit is transmitted. START and STOP conditions are recognized as the
beginning and end of a serial transfer. Address recognition is performed by hardware after receptionof the slave address and direction bit.
DS1803
2.
Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data
is transmitted on SDA by the DS1803 while the serial clock is input on SCL. START and STOP
conditions are recognized as the beginning and end of a serial transfer.
SLAVE ADDRESSA control byte is the first byte received following the START condition from the master device. The
control byte consist of a four bit control code; for the DS1803, this is set as 0101 binary for read/writeoperations. The next three bits of the control byte are the device select bits (A2, A1, A0). They are used
by the master device to select which of eight devices are to be accessed. The select bits are in effect the
three least significant bits of the slave address. Additionally, A2, A1 and A0 can be changed anytime
during a powered condition of the part. The last bit of the control byte (R/W*) defines the operation to be
performed. When set to a one a read operation is selected, and when set to a zero a write operation is
selected. Figure 3 shows the control byte structure for the DS1803.
Following the START condition, the DS1803 monitors the SDA bus checking the device type identifier
being transmitted. Upon receiving the 0101 address code and appropriate device select bits, the slave
device outputs an acknowledge signal on the SDA line.
COMMAND AND PROTOCOLThe command and protocol structure of the DS1803 allows the user to read or write the potentiometer(s).
The command structures for the part are presented in Figures 4 and 5. Potentiometer data values and
control and command values are always transmitted most significant bit (MSB) first. During
communications the receiving unit always generates the acknowledge.
Reading the DS1803As shown in Figure 4, the DS1803 provides one read command operation. This operation allows the user
to read both potentiometers. Specifically, the R/W bit of the control byte is set equal to a 1 for a read
operation. Communication to read the DS1803 begins with a START condition which is issued by the
master device. The control byte from the master device will follow the START condition. Once the
control byte has been received by the DS1803, the part will respond with an ACKNOWLEDGE. The
read/write bit of the control byte as stated should be set equal to ‘1’ for reading the DS1803.
When the master has received the ACKNOWLEDGE from the DS1803, the master can then begin to
receive potentiometer wiper data. The value of the potentiometer-0 wiper position will be the first
returned from the DS1803. Once the eight bits of the potentiometer-0 wiper position has been transmitted,the master will need to issue an ACKNOWLEDGE, unless it is the only byte to be read, in which case the
master issues a NOT ACKNOWLEDGE. If desired the master may stop the communication transfer at
this point by issuing the STOP condition. However, if the value of the potentiometer-1 wiper position
value is needed communication transfer can continue by clocking the remaining eight bits of the
potentiometer-1 value, followed by an NOT ACKNOWLEDGE. Final communication transfer is
terminated by issuing the STOP command. Again the flow of the read operation is presented in Figure 4.
Writing the DS1803A data flow diagram for writing the DS1803 is shown in Figure 5. The DS1803 has three write command
operations. These include write pot-0, write pot-1, and write pot-0/1. The write pot-0 command allows
the user to write the value of potentiometer-0 and as an option the value of potentiometer-1. The write-1
DS1803
allows the user to write both potentiometers to the same value with one command and one data valuebeing issued.
All the write operations begin with a START condition. Following the START condition, the master
device will issue the control byte. The read/write bit of the control byte will be set to ‘0’ for writing the
DS1803. Once the control byte has been issued and the master receives the acknowledgment from the
DS1803, the command byte is transmitted to the DS1803. As mentioned above, there exist three writeoperations that can be used with the DS1803. The binary value of each write command is shown in Figure
5 and also in the Table 1.
2-WIRE COMMAND WORDS Table 1
DS1803
ABSOLUTE MAXIMUM RATINGS*Voltage on Any Pin Relative to Ground-1.0V to +7.0VOperating Temperature-40° to +85°C; industrial
Storage Temperature-55°C to +125°C
Soldering Temperature260°C for 10 seconds
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolutemaximum rating conditions for extended periods of time may affect reliability.
RECOMMENDED DC OPERATING CONDITIONS (-40°C to +85°C)
DC ELECTRICAL CONDITIONS(-40°C to +85°C; VCC=2.7V to 5.5V)
