DS1481S ,1-Wire Bus Master with OverdriveFEATURES PIN ASSIGNMENT• Provides a synchronous interface to Dallas Semicon-ductor 1–wire devices V ..
DS1481S+ ,1-Wire Bus Master with OverdriveFEATURES PIN CONFIGURATION Provides a synchronous interface to Dallas Vcc 1 1 ..
DS1482 ,1-Wire Level Shifter and Line Driver with Load Sensorblock diagram. TXD is buffered and controls an N-channel transistor, which drives the 1-Wire pin I/ ..
DS1482S ,1-Wire Level Shifter and Line Driver with Load Sensorblock diagram. TXD is buffered and controls an N-channel transistor, whichdrives the 1-Wire pin I/O ..
DS1486 ,RAMified Watchdog TimekeeperFEATURES ORDERING INFORMATION TEMP PIN- TOP 128 kbytes of User NV RAM PART RANGE PACKAGE MARK* ..
DS1486 ,RAMified Watchdog Timekeeper DS1486/DS1486P RAMified Watchdog Timekeepers
DTC143ZCA ,Conductor Holdings Limited - Digital Transistor
DTC143ZE ,Pre-biased TransistorsMaximum ratings applied to the device are individual stress limit values (notnormal operating condi ..
DTC143ZET1 ,Bias Resistor TransistorELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)ACharacteristic Symbol Min Typ Max Unit ..
DTC143ZET1G ,Bias Resistor TransistorFeatures(OUTPUT)PIN 1R1• Simplifies Circuit DesignBASE(INPUT)• Reduces Board SpaceR2• Reduces Compo ..
DTC143ZKA T146 , NPN 100mA 50V Digital Transistors
DTC143ZKA T146 , NPN 100mA 50V Digital Transistors
DS1481S
1-Wire Bus Master with Overdrive
DS14811–Wire Bus Master with Overdrive
DS1481
021798 1/10
FEATURESProvides a synchronous interface to Dallas Semicon-
ductor 1–wire devicesCompatible with low power parallel portsCan be cascaded with other DS1481’sAllows print spooler and other processes to run during
1–wire I/OProvides high speed communcation with overdrive
capable devicesSpace saving 14–pin (150 mil), SOIC package
PIN ASSIGNMENTD/CLK
O2/BSY2
O1/BSY1
ENO
I/O
GND
14–PIN SOIC (150 MIL)
PIN DESCRIPTIONVCC–Supply
ENI–Enable In
D/CLK–Data/Clock
RES–Reset
O1/BSY1–Output 1/Busy 1
O2/BSY2–Output 2/Busy 2
GND–Ground–Input 1–Input 2
I/O–1–wire I/O
ENO–Enable Out–No Connect
DESCRIPTIONThe DS1481 is a dedicated 1–wire timing generator.
The device is normally used in conjunction with a paral-
lel port controller to provide the necessary interface to
the host processor. Busy signals allow the host proces-
sor to perform other tasks while 1–wire “time–slots” are
completed. The DS1481 also saves the state of D/CLK
and RES allowing print spoolers to operate without
affecting 1–wire communication.
DS1481 based devices can be cascaded. The first
device’s O1/BSY1 and O2/BSY2 connect to the PC
printer port’s BUSY and SELECT OUT signals (pins 11
and 13 respectively). The next DS1481 connects its
O1/BSY1 and O2/BSY2 to the first device’s I1 and I2
respectively. ENO of the first device connects to ENI of
the second device. More DS1481’s can be stacked in a
similar manner. The last devices I1 and I2 connect to
BUSY and SELECT of the attached printer.
The DS1481’s 3–volt operation insures compatibility
with most low power parallel ports (i.e., portable com-
puters).
DS1481
021798 2/10
OPERATIONOne wire communication is executed in “time slots”.
The DS1481 generates either a read/write bit “time slot”
or a reset on the I/O pin. The operation performed is
determined by the states of the D/CLK and RES pins as
follows:
After D/CLK and RES have been set, the time slot
begins when ENI is driven to its active state. A falling
edge on ENI causes the DS1481 to save the state of
D/CLK and RES. If the time slot is a 1–wire reset the
DS1481 will issue a busy signal by driving O1/BSY1 low
and O2/BSY2 high. After 2 μs O2/BSY2 is driven low.
Both outputs will remain low until the communication on
the I/O line is finished. A busy signal for a bit time slot
differs from the reset busy signal only in that both
O1/BSY1 and O2/BSY2 are driven low immediately.
While the busy signal is asserted, the host processor is
free to perform other tasks (including running the print
spooler). When the time slot is complete, the DS1481
restores both O1/BSY1 and O2/BSY2 to the states of I1
and I2 (see Figure 1).
When the host detects that one or both of the busy sig-
nals has returned high, it must query the result of the
time slot. This is accomplished by driving D/CLK low. If
the result of the time slot was low (Read 0, Write 0 or
presence detect) the DS1481 drives both O1/BSY1 and
O2/BSY2 low (this state is held until ENI returns high).
Otherwise it propagates the states of I1 and I2.
After the host reads the result of the time slot it must
drive ENI to its inactive state (high). The DS1481 will
then set O1/BSY1 and O2/BSY2 to the states of I1
and I2.
1–WIRE TIMING GENERATIONFor all time slots, the DS1481 samples the I/O pin at tSO
(see Figure 4). The DS1481 waits a minimun of 60 μs
from the start of the time slot and de–asserts O1/BSY1
and O2/BSY2.
When a reset is requested, the DS1481 drives the I/O
pin low for at least 480 μs and then releases it. During a
normal reset the I/O pin immediately begins to return
high.
If a 1–wire device is present on the I/O line it pulls I/O low
after time T (15 μs ≤ T ≤ 60 μs) from the previous rising
edge. The 1–wire device(s) holds the I/O line low for 4T
and then releases it, allowing the I/O line to return high.
This is the presence detect pulse. The I/O line must
remain high (in its idle state) for at least 3T before the
1–wire device(s) is ready for further communication. To
insure this idle high time is satisfied, the DS1481 does
not release O1/BSY1 and O2/BSY2 for at least 960 μs
(measured from the 1st falling edge on the I/O pin).
If after 480 μs of low time the I/O line did not return high,
either the I/O line has been shorted to ground or there is
at least one 1–wire device connected to the I/O line
which is issuing an alarm interrupt (see Figure 6). In this
case the DS1481 waits for I/O to return high for an addi-
tional 3840 μs (64 * 60). If time expires the I/O line is
assumed to be shorted and the DS1481 releases
O1/BSY1 and O2/BSY2. If the I/O line returns high, the
DS1481 continues to monitor the presence detect por-
tion of the reset (as described above) as for the non–in-
terrupt case. Note that the 3T idle high time is still
required after the presence detect ends.
OVERDRIVEThe DS1481 also supports overdrive communication
with overdrive capable 1–wire devices. When the
DS1481 powers up it is in normal mode (i.e., OD = 0,
Figure 1). To toggle to overdrive mode the host sets
D/CLK and RES low and drives ENI low. The DS1481
toggles the OD bit to a logic high and returns the states
of I1 and I2 on O1/BSY1 and O2/BSY2. Overdrive
mode is cleared in the same way. When overdrive is
turned off (OD = 0). O1/BSY1 and O2/BSY2 are driven
low to report the state of the OD bit.
DS1481
021798 3/10
When OD = 1, communication with the 1–wire device is
exactly as described in the operation section above.
The actual 1–wire timing for both modes of operation is
described in Figures 4, 5 and 6.
Note that when toggling the OD bit there is no change on
the I/O line.
PRINTER COEXISTENCEIn order to coexist with parallel port printers, the DS1481
utilizes two input pins (I1 and I2) and two output pins
(O1/BSY1 and O2/BSY2). When ENI is low these pins
are used for transmitting data received on the I/O pin or
for issuing an unmistakable busy signal. When ENI is
inactive (high) O1/BSY1 and O2/BSY2 propagate the
states of I1 and I2.
If a printer is attached to a DS1481, I1 is connected to
the printers BUSY signal (low only if printer is on line and
busy), and I2 is connected to SELECT OUT (driven low
if printer is off line), see Figure 2.
If the attached printer is “powered up” and on line, the
DS1481 uses SELECT OUT for communication regard-
less of the state of the printers BUSY signal. If the
printer is off line its BUSY signal is inactive (high) and
this line is used by the DS1481 for host communication.
If the attached printer is powered off, both SELECT OUT
and BUSY will be low. This prevents meaningful com-
munication with the DS1481 because it is unable to de–
assert its busy signal (O1/BSY1 and O2/BSY2 low) or
return a high sample of the I/O pin.
To solve this problem, the DS1481 uses the busy signal
issued during a reset to detect the presence of another
DS1481 based device attached behind it on the parallel
port. If this busy signal is not detected by the DS1481, it
assumes that it is the last DS1481 based device on the
port.
If the DS1481 determines that it is the last device on the
port it ignores the states of its I1 and I2 pins while ENI is
low. It also leaves the ENO pin high to prevent sending
line feed signals to the printer. This gives the last device
the ability to control O1/BSY1 and O2/BSY2 without
affecting stackability.
EPP/ECP TRANSPARENT MODEWhen the DS1481 first powers up it is in a transparent
mode in which the three signal lines (auto line feed, busy
and select) that pass through the part are directly con-
nected by transmission gates. This allows bi–direc-
tional printers (or other parallel port peripherals) to com-
municate in either the EPP or ECP mode of the PC
parallel port. The DS1481 pin sets connected are as fol-
lows:
ENIENO
O1/BSY1I1
O2/BSY2I2
1–wire communication using the DS1481 is impossible
in transparent mode. To toggle to normal mode four
consecutive overdrive toggle commands must be
issued. If this sequence has been issued and the ENI
pin remains high for at least 10 ms the part will enter its
normal mode of operation. Note that any other 1–wire
time slot command issued during the sequence resets
the sequence. The steps needed to return to transpar-
ent mode are as described above with the exception
that no additional wait is required at the end of the four
overdrive toggles to enter transparent mode.
While in transparent mode if the DS1481 detects that
the ENO pin has been held low for more than 10 ms it
turns off the transmission gate connecting ENI and
ENO. This guarantees the host will have the ability to
take the DS1481 out of transparent mode and perform
1–wire I/O operations.
DS1481
021798 4/10
DS1481 FUNCTIONAL BLOCK DIAGRAM Figure 1I/O
ENI
D/CLK
RES
O1/BSY1
O2/BSY2
DS1481
021798 5/10
CONNECTION TO PC TYPE PARALLEL PORTS Figure 2P14
P11
P13
TO PRINTER OR ANOTHER
PARALLEL PORT RESIDENT
DEVICE
P18TO HOST
CONNECTION TO MICROCONTROLLERS Figure 3DS9100
DS1481
021798 6/10
TIMING DIAGRAM: HOST INTERFACE Figure 4ENI
D/CLK
RES
O1/BSY1
O2/BSY2
READ 0
(I/O)
READ 1
(I/O)
WRITE 1
(I/O)
tSIO = 8 μs (TYPICAL), tBLB = 60 μs (MINIMUM)
tSIO = 2 μs (MAXIMUM), tBLB = 6 μs (MINIMUM)
(OD = 0)
(OD = 1)
VALID
READ O, READ 1, WRITE 1 BIT TIME SLOTS
TIMING DIAGRAM: HOST INTERFACE Figure 5ENI
D/CLK
RES
O1/BSY1
O2/BSY2
WRITE 0
(I/O)
tBLB = 60 μs (MINIMUM)
tBLB = 6 μs (MINIMUM)
(OD = 0)
(OD = 1)
WRITE 0 TIME SLOT
