DS1077L ,3V EconOscillator/DividerPIN DESCRIPTIONS Nonvolatile frequency settings OUT1 - Main Oscillator Output Single 2.7V to 3. ..
DS1077L ,3V EconOscillator/Dividerapplications previously programmed devices can be used and no connection to the serial interface is ..
DS1077L ,3V EconOscillator/Dividerblock diagram of the DS1077L is shown in Figure 1. The DS1077L consists of four major components: 1 ..
DS1077LU-40 ,3V EconOscillator/Dividerblock diagram of the DS1077L is shown in Figure 1. The DS1077L consists of four major components: 1 ..
DS1077LZ-50+ ,3V EconOscillator/DividerPIN DESCRIPTIONS Nonvolatile frequency settings OUT1 - Main Oscillator Output Single 2.7V to 3. ..
DS1077LZ-50+ ,3V EconOscillator/Dividerapplications previously programmed devices can be used and no connection to the serial interface is ..
DT5A124E , Transistor Switch Digital Transistor Arrays (Inclusdes Resistors)
DT5A124E , Transistor Switch Digital Transistor Arrays (Inclusdes Resistors)
DT5A143E , Transistor Switch Digital Transistor Arrays (Inclusdes Resistors)
DT5A143E , Transistor Switch Digital Transistor Arrays (Inclusdes Resistors)
DT5C114E , Transistor Switch Digital Transistor Arrays (Inclusdes Resistors)
DT5C124E , Transistor Switch Digital Transistor Arrays (Inclusdes Resistors)
DS1077L
3V EconOscillator/Divider
FEATURES Processor-controlled or stand-alone solid-
state oscillator
Frequency changes on the fly
Dual, low-jitter, synchronous fixed-
frequency outputs
2-wire serial interface
Frequency outputs 4.87kHz to 66.666MHz
±1.25% variation over temperature and
voltage
±0.5% initial tolerance
Nonvolatile frequency settings
Single 2.7V to 3.6V supply
No external components
Power-down mode
Synchronous output gating
STANDARD FREQUENCY OPTION Note: x denotes package option
DS1077Lx-40 40.000MHz to 4.87kHz
DS1077Lx-50 50.000MHz to 6.09kHz
DS1077Lx-60 60.000MHz to 7.32kHz
DS1077Lx-66 66.666MHz to 8.13kHz
Contact the factory for the availability of
additional frequencies.
PIN ASSIGNMENTS OUT1
OUT0GND
SCL
CTRL0
CTRL1
SDA
VCC
PIN DESCRIPTIONS OUT1 - Main Oscillator Output
OUT0 - Reference Output
VCC - Power-Supply Voltage
GND - Ground
CTRL1 - Control Pin for OUT1
CTRL0 - Control Pin for OUT0
SDA - 2-Wire Serial Data
Input/Output
SCL - 2-Wire Serial Clock
ORDERING INFORMATION Note: XXX denotes frequency option
DS1077LZ-XXX 8-pin 150mil SO
DS1077LU-XXX 8-pin 118mil µSOP
DESCRIPTION The DS1077L is a dual-output, programmable, fixed-frequency oscillator requiring no external
components for operation. The DS1077L can be used as a processor-controlled frequency synthesizer or
as a stand-alone oscillator. The two synchronous output operating frequencies are user-adjustable in
submultiples of the master frequency through the use of two on-chip programmable prescalers and
dividers. The specific output frequencies chosen are stored in nonvolatile (EEPROM) memory. The
DS1077L defaults to these values upon power-up.
The DS1077L features a 2-wire serial interface that allows in-circuit on-the-fly programming of the
programmable prescalers (P0 & P1) and divider (N) with the desired values being stored in nonvolatile
(EEPROM) memory. Design changes can be accommodated in-circuit, on-the-fly by simply programming
different values into the device (or reprogramming previously programmed devices). Alternatively, for
fixed-frequency applications previously programmed devices can be used and no connection to the serial
interface is required. Preprogrammed devices can be ordered in customer-requested frequencies.
The DS1077L is available in SO or µSOP packages, allowing the generation of a clock signal easily,
economically, and using minimal board area. Chip-scale packaging is also available on request.
DS1077L
3V EconOscillator/Divider
150mil SO
118mil µSOP
DS1077L
BLOCK DIAGRAM DS1077L Figure 1 PROGRAMMABLE
“N” DIVIDER
CONTROL
LOGIC
(TABLE 1)
CONTROL
LOGIC
2-WIRE
INTERFACE
DIV1
0M1
0M0
1M1
1M0
EN0
SEL0
PDN0
PDN1
CONTROL
REGISTERS
INTERNAL
OSCILLATOR
P0 PRESCALER(M DIVIDER)
P1 PRESCALER(M DIVIDER)
0M0 0M1
1M0 1M1
MUX
PDN 0
EN0
SEL0Power-Down
OUT0
CTRL0 EnableSelect
OUT1
DIV1
CTRL1PDN1(TABLE 2)
MCLKPower-Down Enable
http://www.ic-phoenix.com/
DS1077L
OVERVIEW A block diagram of the DS1077L is shown in Figure 1. The DS1077L consists of four major components:
1) internal master oscillator, 2) prescalers, 3) programmable divider, and 4) control registers.
The internal oscillator is factory trimmed to provide a master frequency (master clk) that can be routed
directly to the outputs (OUT0 & OUT1) or through separate prescalers (P0 & P1). OUT1 can also be
routed through an additional divider (N).
The prescaler (P0) divides the master clock by 1, 2, 4, or 8 to be routed directly to the OUT0 pin.
The prescaler (P1) divides the master clock by 1, 2, 4, or 8 that can be routed to the OUT1 pin or to the
divider (N) input, which is then routed to the OUT1 pin.
The programmable divider (N) divides the prescaler output (P1) by any number selected between 2 and
1025 to provide the main output (OUT1) or it can be bypassed altogether by use of the DIV1 register bit.
The value of N is stored in the N register.
The control registers are user-programmable through a 2-wire serial interface to determine operating
frequency (values of P0, P1, and N) and modes of operation. The register values are stored in EEPROM
and, therefore, only need to be programmed to alter frequencies and operating modes.
PIN DESCRIPTIONS
OUTPUT 1 (OUT1) – This pin is the main oscillator output; its frequency is determined by the control register settings for the prescaler P1 (mode bits 1M1 and 1M0) and divider N (DIV WORD).
OUTPUT 0 (OUT0) – A reference output, OUT0, is taken from the output of the reference-select MUX. Its frequency is determined by the control register settings for CTRL0 and values of prescaler P0 (mode
bits 0M1 and 0M0). (See Table 1.)
CONTROL PIN 0 (CTRL0) – A multifunctional input pin that can be selected as a MUX select, output enable, and/or a power-down. The user-programmable control register values EN0, SEL0, and PDN0
determine its function. (See Table 1.)
DS1077L
TABLE 1
EN0
(BIT)
SEL0
(BIT)
PDN0
(BIT)
CTRL0
(PIN)
OUT0
(PIN)
CTRL0
FUNCTION
DEVICE
MODE Hi-Z
(OUT1 and OUT2)Power-Down 0 0 0
0 Hi-Z
Power-Down*
Active
1 Master Clk/M 0 1 0 0 Master Clk MUX Select Active
1 Hi-Z 1 0 0 0 Master Clk Output Enable Active
1 Hi-Z 1 1 0 0 Master Clk/M Output Enable Active** Hi-Z
(OUT1 and OUT2)Power-Down 0 Master Clk
Power-Down
Active
1 Hi-Z Power-Down X 1 1 0 Master Clk/M Power-Down Active
*This mode is for applications where OUT0 is not used, but CTRL0 is used as a device shutdown.
**Default Condition
CONTROL PIN 1 (CTRL1) – A multifunctional input pin that can be selected as an output enable
and/or a power-down. Its function is determined by the user-programmable control register value of
PDN1. (See Table 2.)
TABLE 2
PDN1
(BIT)
CTRL1
(PIN)
CTRL1
FUNCTION OUT 1 DEVICE MODE 0 Output Enable Out Clk Active*
0 1 Output Enable Hi-Z Active*
1 0 Power-Down Out Clk Active
1 1 Power-Down Hi-Z
(OUT1 and OUT2) Power-Down
*Default Condition
NOTE: Both CTRL0 and CTRL1 can be configured as power-downs, they are internally “OR” connected so that
either of the control pins may be used to provide a power-down function for the whole device, subject to
appropriate settings of the PDN0 and PDN1 register bits. (See Table 3.)
DS1077L
TABLE 3
PDN0
(BIT)
PDN1
(BIT)
SHUTDOWN CONTROL
0 0 None*
0 1 CTRL1
1 0 CTRL0 1 CTRL0 or CTRL1
*CTRL0 performs a power-down if SEL0 and EN0 are both 0. (See Table 1.)
Serial Data Input/Output (SDA) – Input/output pin for the 2-wire serial interface used for data transfer.
Serial Clock Input (SCL) – Input pin for the 2-wire serial interface used to synchronize data movement
on the serial interface.
REGISTER FUNCTIONS
The user-programmable registers can be programmed by the user to determine the mode of operation
(MUX), operating frequency (DIV) and bus settings (BUS). Details of how these registers are
programmed can be found in a later section; in this section the functions of the registers are described.
The register setting are nonvolatile, the values are stored automatically or as required in EEPROM when
the registers are programmed via the SDA and SCL pins.
MUX WORD
MSB LSB MSB LSB
Name * PDN1 PDN0 SEL0 EN0 0M1 0M0 1M1 1M0 DIV1 - - - - - -
Default setting 0 0 0 1 1 0 0 0 0 0 x x x x x x first data byte second data byte
*This bit must be set to zero.
DIV1 (bit)
This bit allows the output of the prescaler P1 to be routed directly to the OUT1 pin (DIV1 = 1). The N
divider is bypassed so the programmed value of N is ignored. If DIV1 = 0 (default) the N divider
functions normally.
0M1, 0M0, 1M1, 1M0 (bits)
These bits set the prescalers P0 and P1, to divide by 1, 2, 4, or 8. (See Table 4.)
TABLE 4
0M1 0M0
PRESCALER
P0 DIVISOR
“M”
1M1 1M0
PRESCALER
P1 DIVISOR
“M”
0 0 1* 0 0 1*
0 1 2 0 1 2
1 0 4 1 0 4
1 1 8 1 1 8
DS1077L
EN0 (bit) (Default EN0 = 1)
If EN0 = 1 and PDN0 = 0, the CTRL0 pin functions as an output enable for OUT0, the frequency of the
output is determined by the SEL0 bit.
If PDN0 = 1, the EN0 bit is ignored, CTRL0 will function as a power-down, output OUT0 will always be
enabled on power-up, and its frequency is determined by the SEL0 bit.
If EN0 = 0, the function of CTRL0 is determined by the SEL0 and PDN0 bits. (See Table 1.)
SEL0 (Default SEL0 = 1)
If SEL0 = 1 and EN0 = PDN0 = 0, the CTRL0 pin determines the state of the MUX, (i.e., the output
frequency of OUT0).
If CTRL0 = 0, the output will be the master clock frequency.
If CTRL0 = 1, the output will be the output frequency of the M prescaler.
If either EN0 or PDN0 = 1, then SEL0 determines the frequency of OUT0 when it is enabled.
If SEL0 = 0, the output will be the master clock frequency.
If SEL0 = 1, the output will be the output frequency of the M prescaler. (See Table 1.)
PDN0 (Default PDN0 = 0)
This bit (if set to 1) causes CTRL0 to perform a power-down function, regardless of the setting of the
other bits.
If PDN0 = 0, the function of CTRL0 is determined by the values of EN0 and SEL0.
NOTE:
When EN0 = SEL0 = PDN0 = 0, CTRL0 also functions as a power-down. This is a special case where all
the OUT0 circuitry is disabled even when the device is powered up. This feature can be used to save
power when OUT0 is not used. (See Table 1.)
PDN1 (Default PDN1 = 0)
If PDN1 = 1, CTRL1 will function as a power-down.
If PDN1 = 0, CTRL1 functions as an output enable for OUT1 only. (See Table 2.)
NOTES (ON OUTPUT ENABLE AND POWER-DOWN):
1. Both enables are “smart” and wait for the output to be low before going to Hi-Z.
2. Power-down sequence first disables both outputs before powering down the device.
3. On power-up, the outputs are disabled until the clock has stabilized (~8000 cycles).
4. The device cannot be programmed in power-down mode.
5. A power-down command must persist for at least 2 cycles of the lowest output frequency plus 10µs.
DIV WORD
MSB LSB MSB LSB
N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 X X X X X X first data byte second data byte
These ten bits determine the value of the programmable divider (N). The range of divisor values is from 2
to 1025, and is equal to the programmed value of N plus 2. (See Table 5.)
DS1077L
TABLE 5
BIT VALUE DIVISOR (N)
0 000 000 000* 2
0 0 00 0 00 001 3
— —
— —
— —
— —
1 111 111 111 1025
*Default Condition
BUS WORD
NAME — — — — WC A2 A1 A0
Factory Default 0* 0* 0* 0* 0 0 0 0
*These bits are reserved and must be set to zero.
A0, A1, A2 (Default Setting = 000)
These are the device select bits that determine the address of the device.
WC (Default Setting WC = 0)
This bit determines when/if the EEPROM is written to after register contents have been changed.
If WC = 0, the EEPROM is automatically written after a write register command.
If WC = 1, the EEPROM is only written when the WRITE command is issued.
Regardless of the value of the WC bit, when the BUS register (A0, A1, A2) is written, the current value in
all registers (DIV, MUX, and BUS) are immediately written to the EEPROM.
2-WIRE SERIAL DATA BUS
The DS1077L supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls
the message is called a “master.” The devices that are controlled by the master are “slaves.” The bus must
be controlled by a master device that generates the serial clock (SCL), controls the bus access, and
generates the START and STOP conditions. The DS1077L operates as a slave on the 2-wire bus.
Connections to the bus are made via the open-drain I/O lines, SDA and SCL. A pullup resistor (5k) is
connected to SDA.
The following bus protocol has been defined (see Figure 2):
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is high. Changes in
the data line while the clock line is high will be interpreted as control signals.
DS1077L
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain high.
Start data transfer: A change in the state of the data line from high to low while the clock is high
defines a START condition.
Stop data transfer: A change in the state of the data line from low to high while the clock line is high
defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited, and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Within the bus specifications, a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate)
are defined. The DS1077L works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse which is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of
course, setup and hold times must be taken into account. When the DS1077L EEPROM is being written
to, it will not be able to perform additional responses. In this case, the slave DS1077L will send a ‘not
acknowledge’ to any data transfer request made by the master. It will resume normal operation when the
EEPROM operation is complete.
A master must signal an end-of-data to the slave by not generating an acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the
master to generate the STOP condition.
DATA TRANSFER ON 2-WIRE SERIAL BUS Figure 2
MSB
slave address
R/W
direction
bit
SDA
SCL67891289
3 - 8
acknowledgement
signal from receiver
acknowledgement
signal from receiver
ACKACK
DS1077L
Figure 2 details how data transfer is accomplished on the 2-wire bus. Depending upon the state of the
R/W bit, two types of data transfer are possible:
1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the
master is the slave address. Next, follows a number of data bytes. The slave returns an acknowledge
bit after each received byte.
2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is
transmitted by the master. The slave then returns an acknowledge bit. Next, follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a ‘not acknowledge’ is returned.
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus will not be released.
The DS1077L can operate in the following two modes:
1) Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is
received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the
beginning and end of a serial transfer. Address recognition is performed by hardware after reception
of the slave address and direction bit.
2) Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.
However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data
is transmitted on SDA by the DS1077L while the serial clock is input on SCL. START and STOP
conditions are recognized as the beginning and end of a serial transfer.
SLAVE ADDRESS control byte is the first byte received following the START condition from the master device. The
control byte consists of a four-bit control code; for the DS1077L, this is set as 1011 binary for read and
write operations. The next three bits of the control byte are the device select bits (A2, A1, and A0) and
can be written to the EEPROM. They are used by the master device to select which of eight devices are to
be accessed. The select bits are in effect the three least significant bits of the slave address. The last bit of
the control byte (R/W) defines the operation to be performed. When set to a one a read operation is
selected, and when set to a zero a write operation is selected. Following the START condition, the
DS1077L monitors the SDA bus checking the device type identifier being transmitted. Upon receiving the
1011 code (changeable with one mask) and appropriate device select bits, the slave device outputs an
acknowledge signal on the SDA line.
DS1077L
2-WIRE SERIAL COMMUNICATION WITH DS1077L Figure 3 S1C001WAPSDA
SCL
Address ByteCommand ByteStartDS1077L
ACK
StopDS1077L
ACK
Send a “Standalone” CommandC2C3C4C5C6C7AA2A1A0
Write MSB of a Two-Byte RegisterSC00WASDA
SCL
Address ByteCommand ByteStartDS1077L
ACK
DS1077L
ACKC2C3C4C5C6C7AD0AP
MSByteStopDS1077L
ACKD2D3D4D5D6D7SC00WASDA
SCL
Address ByteCommand ByteStartDS1077L
ACK
DS1077L
ACK
Write to a Two-Byte RegisterC2C3C4C5C6C7AD0
MSByteD2D3D4D5D6D7A
DS1077L
ACKAP
LSByteStopDS1077L
ACKD2D3D4D5D6D7SC00WASDA
SCL
Control ByteCommand ByteStartDS1077L
ACK
DS1077L
ACK
Write a Single Byte to an Addressed RegisterC2C3C4C5C6C7AA0
Byte AddressA2A3A4A5A6A7A
DS1077L
ACKAP
Data ByteStopDS1077L
ACKD2D3D4D5D6D7
SCLSC00WASDA
SCL
Control ByteCommand ByteStartDS1077L
ACK
DS1077L
ACK
Write Multiple Bytes to an Addressed RegisterC2C3C4C5C6C7AA0
Starting Byte AddressA2A3A4A5A6A7A
DS1077L
ACKA
Byte nDS1077L
ACKD2D3D4D5D6D71A2A1A01A2A1A01A2A1A01A2A1A0
http://www.ic-phoenix.com/
DS1077L
2-WIRE SERIAL COMMUNICATION WITH DS1077L Figure 3 (cont.) S1C001WSDA
SCL
Control ByteCommand ByteStartDS1077L
ACK
Read Single Byte Register or MSB from a Two-Byte RegisterC2C3C4C5C6C7A1R01RdA
Control ByteRepeated
Start
DS1077L
ACK
DS1077L
ACK
MSByteStopMaster
NACKD2D3D4D5D6D0D7A2A1A01A2A1A0
LSByteStopMaster
NACKD2D3D4D5D6D0SDA
SCLSC001WSDA
SCL
Control ByteCommand ByteStartDS1077L
ACK
Read from a Two-Byte RegisterC2C3C4C5C6C7A1R01A
Control ByteRepeated
Start
DS1077L
ACK
DS1077L
ACK
MSByteMaster
ACKD2D3D4D5D6D7D01A2A1A0Rd1A2A1A0S1C001WSDA
SCL
Control ByteCommand ByteStartDS1077L
ACK
Read Multiple Bytes from an Addressed RegisterC2C3C4C5C6C7AA
DS1077L
ACKA1A01R01RdA
Control ByteRepeated
Start
DS1077L
ACK1A2A1A0A0
Starting Byte
AddressA2A3A4A5A6A7A
DS1077L
ACK
Byte NStopMaster
NACKD2D3D4D5D6D0D7
Byte nD2D3D4D5D6SDA
SCLD0A
Master
ACK
Byte (n+1)D2D3D4D5D6D7D0A
Master
ACK
http://www.ic-phoenix.com/
