DS1035 ,3-in-1 High鸖peed Silicon Delay LinePIN DESCRIPTIONIN1-IN3 - Input SignalsOUT1-OUT3 - Output SignalsNC - No ConnectionV - +5 Volt Suppl ..
DS1035Z-15 , 3-in-1 High.Speed Silicon Delay Line
DS1035Z-20 ,3-in-1 High-Speed Silicon Delay LinePIN DESCRIPTIONIN1-IN3 - Input SignalsOUT1-OUT3 - Output SignalsNC - No ConnectionV - +5 Volt Suppl ..
DS1035Z-20 ,3-in-1 High-Speed Silicon Delay LineFEATURES PIN ASSIGNMENT All-silicon timing circuit1 8 VCCIN1 Three independent buffered delays7 O ..
DS1035Z-25 ,3-in-1 High-Speed Silicon Delay LineDS10353-in-1 High–Speed Silicon Delay Linewww.dalsemi.com
DS1035Z-25 ,3-in-1 High-Speed Silicon Delay LinePIN DESCRIPTIONIN1-IN3 - Input SignalsOUT1-OUT3 - Output SignalsNC - No ConnectionV - +5 Volt Suppl ..
DT28F160S570 , 5 VOLT FlashFile™ MEMORY
DT28F160S570 , 5 VOLT FlashFile™ MEMORY
DT28F160S5-70 , 5 VOLT FlashFile™ MEMORY
DT28F320J5A-120 , 5 Volt Intel StrataFlash® Memory
DT28F320S3-110 , WORD-WIDE FlashFile MEMORY FAMILY
DT28F640J5A-150 , 5 Volt Intel StrataFlash® Memory
DS1035
3-in-1 High鸖peed Silicon Delay Line
FEATURESAll-silicon timing circuitThree independent buffered delaysStable and precise over temperature andvoltageLeading and trailing edge precision preserves
the input symmetryStandard 8-pin DIP and 8-pin SOIC (150 mil)Vapor phasing, IR and wave solderableAvailable in Tape and Reel
PIN ASSIGNMENT
PIN DESCRIPTIONIN1-IN3 - Input SignalsOUT1-OUT3 - Output Signals
NC - No Connection
VCC- +5 Volt Supply
GND - Ground
(Sub) - Internal substrateconnection, do not make
any external connections
to these pins
DESCRIPTIONThe DS1035 series is a low-power +5-volt high-speed version of the popular DS1013 and complements
the DS1033 +3.3 Volt version.
The DS1035 series of delay lines have three independent logic buffered delays in a single package. The
device is Dallas Semiconductor’s fastest 3-in-1 delay line. It is available in a standard 8-pin DIP and 150
Mil 8-pin Mini-SOIC.
The device features precise leading and trailing edge accuracies. It has the inherent reliability of an all-
silicon delay line solution. The DS1035’s initial tolerance is ±1.5 or ±2.0 ns with an additional tolerance
over temperature and voltage of ±1.0 ns or ±1.5 ns, depending on the delay value. Each output is capable
of driving up to 10 LS loads.
DS1035Z 8-Pin SOIC (150-mil)See Mech. Drawings Section
GND
OUT3
DS1035
3-in-1 High–Speed Silicon Delay Line
DS1035
LOGIC DIAGRAM Figure 1
PART NUMBER DELAY TABLE (tPLH , tPHL) Table 1
NOTES:1. Nominal conditions are +25°C and VCC=+5.0 volts.
2. Temperature range of 0°C to 70°C and voltage range of 4.75 volts to 5.25 volts.
3. Delay accuracy is for both leading and trailing edges.
DS1035
TEST SETUP DESCRIPTIONFigure 2 illustrates the hardware configuration used for measuring the timing parameters of the DS1035.
The input waveform is produced by a precision pulse generator under software control. Time delays are
measured by a time interval counter (20 ps resolution ) connected to the output. The DS1035 output taps
are selected and connected to the interval counter by a VHF switch control unit. All measurements are
fully automated with each instrument controlled by the computer over an IEEE 488 bus.
DS1035 TEST CIRCUIT Figure 2
DS1035
ABSOLUTE MAXIMUM RATINGS*Voltage on Any Pin Relative to Ground -1.0V to +7.0V
Operating Temperature 0°C to 70°C
Storage Temperature -55°C to +125°C
Soldering Temperature 260°C for 10 secondsShort Circuit Output Current 50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolutemaximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS(0°C to 70°C; VCC =+5V ± 5%)
AC ELECTRICAL CHARACTERISTICS(+25°C; VCC =5V ± 5%)
CAPACITANCE(TA =25°C)
DS1035
TEST CONDITIONSAmbient Temperature: 25°C ±=3°C
Supply Voltage (VCC):5.0V ±=0.1V
Input Pulse:
High: 3.0V ±=0.1V
Low: 0.0V ±=0.1V
Source Impedance: 50Ω=max.
Rise and Fall Time: 3.0 ns max. - Measured between 0.6V and 2.4V.Pulse Width: 500 ns
Pulse Period: 1 μs
Output Load Capacitance: 15 pF
Output: Each output is loaded with the equivalent of one 74F04 input gate.
Data is measured at the 1.5V level on the rising and falling edges.
Note: The above conditions are for test only and do not restrict the devices under other data sheet
conditions.
TIMING DIAGRAM
NOTES:1. All voltages are referenced to ground.
2. @ VCC=5 volts and 25°C, delay accuracy on both the rising and falling edges within tolerances given
in Table 1.
3. Pulse width and duty cycle specifications may be exceeded; however, accuracy will be application
sensitive with respect to decoupling, layout, etc.
DS1035
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of thefollowing pulse.
tWI(Pulse Width): The elapsed time on the pulse between the 1.5 volt point on the leading edge and the1.5 volt point on the trailing edge, or the 1.5 volt point on the trailing edge and the 1.5 volt point on theleading edge.
tRISE(Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of theinput pulse.
tFALL(Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge on theinput pulse.
tPLH(Time Delay, Rising): The elapsed time between the 1.5 volt point on the leading edge of the inputpulse and the 1.5 volt point on the leading edge of the output pulse.
tPHL(Time Delay, Falling): The elapsed time between the 1.5 volt point on the falling edge of the inputpulse and the 1.5 volt point on the falling edge of the output pulse.
