DP8420AV-20 ,microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Driversfeatures which includeThe DP8420A/21A/22A have address latches, used toaddresslatches,refreshcounte ..
DP8420AV-25 ,microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/DriversELECTRICAL CHARACTERISTICS4.5.3 Delay CAS During Write Accesses13.0 AC TIMING PARAMETERS5.0 REFRESH ..
DP8421ATV-25 ,microCMOS Programmable 1M Dynamic RAM Controller/Driver(s)FeaturesYOn chip high precision delay line to guarantee criticalTheDP8420A/21A/22AdynamicRAMcontrol ..
DP8421AV-20 ,microCMOS Programmable 1M Dynamic RAM Controller/Driver(s) [Life-time buy]FeaturesYOn chip high precision delay line to guarantee criticalTheDP8420A/21A/22AdynamicRAMcontrol ..
DP8421AV-25 ,microCMOS Programmable 1M Dynamic RAM Controller/Driver(s) [Life-time buy]FeaturesYOn chip high precision delay line to guarantee criticalTheDP8420A/21A/22AdynamicRAMcontrol ..
DP8421AVX-25 ,microCMOS Programmable 1M Dynamic RAM Controller/Driver(s) [Life-time buy]DP8420A/21A/22AmicroCMOSProgrammable256k/1M/4MDynamicRAMController/DriversJuly1992DP8420A/21A/22Ami ..
DS90CF363MTD ,+3.3V LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHz [Life-time buy]Electrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
DS90CF364AMTD ,+3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link-65 MHzFeaturesbandwidth) back into parallel 28 bits of CMOS/TTL data (24n 20 to 65 MHz shift clock suppor ..
DS90CF364AMTDX ,+3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link-65 MHzDS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit-Color Flat Panel Display (FPD)Link—65 MHz , +3.3V ..
DS90CF364AMTDX/NOPB ,+3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) LinkElectrical Characteristics (continued)Over recommended operating supply and temperature ranges unle ..
DS90CF364MTD ,+3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link-65 MHzFeaturesn 20 to 65 MHz shift clock supportThe DS90C363 transmitter converts 21 bits of CMOS/TTLdata ..
DS90CF364MTD/NOPB ,+3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) LinkElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
DP8420AV-20-DP8420AV-25-DP8422AV-20
microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
TL/F/8588
DP8420A/21A/22A
microCMOS
Programmable
256k/1M/4M
Dynamic
RAM
Controller/Drivers
July 1992
DP8420A/21A/22A microCMOS Programmable
256k/1M/4M Dynamic RAM Controller/Drivers
General Description
The DP8420A/21A/22Adynamic RAMcontrollers providea
low cost, single chip interface between dynamic RAMand
all8-,16-and 32-bit systems.The DP8420A/21A/22A gen-
erateall the required access control signal timingfor
DRAMs.An on-chip refresh request clockis usedto auto-
matically refreshthe DRAM array. Refreshesand accesses
are arbitratedon chip.If necessary,a WAITor DTACKout-
put inserts wait statesinto system access cycles, including
burst mode accesses. RASlow time during refreshesand
RAS precharge time after refreshesand backto backac-
cessesare guaranteed throughthe insertionofwait states.
Separate on-chip precharge countersfor each RAS output
canbe usedfor memory interleavingto avoid delayed back back accesses becauseof precharge.An additionalfea-
tureofthe DP8422Ais two access portsto simplify dual
accessing. Arbitration among these ports and refreshis
doneon chip.
FeaturesOn chip high precision delaylineto guarantee critical
DRAM access timing parameters microCMOS processforlow power High capacitance driversfor RAS, CAS,WE and DRAM
addresson chipOn chip supportfor nibble, page and static column
DRAMs Byte enable signalson chip allow byte writingina word
sizeupto32bits withno external logic Selectionof controller speeds:20 MHzand25 MHzOn board Port A/PortB (DP8422A only)/refresh arbitra-
tion logic Direct interfacetoall major microprocessors (applica-
tion notes available)4 RASand4 CAS drivers(the RAS and CAS configura-
tionis programmable) ofPins Ýof Address Largest Direct Drive Access
Control (PLCC) Outputs DRAM Memory Ports
Possible Capacity Available
DP8420A 68 9 256kbit 4Mbytes Single AccessPort
DP8421A 68 10 1 Mbit 16Mbytes Single AccessPort
DP8422A 84 11 4 Mbit 64Mbytes Dual AccessPorts(A andB)
Block Diagram
DP8420A/21A/22A DRAM Controller
TL/F/8588–5
FIGURE1
TRI-STATEÉ isaregistered trademarkof National SemiconductorCorporation.
StaggeredRefreshTM isatrademark ofNationalSemiconductorCorporation.
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
