DP8392AN ,Coaxial Transceiver InterfaceFunctional DescriptionNetwork Interface (SNI) and the DP8390 Network Interface3.1 Receiver and Sque ..
DP8392AN. ,Coaxial Transceiver Interfaceapplications the transceiver is usu- YInnovative design minimizes external component countallymount ..
DP8392BN , Coaxial Transceiver Interface
DP8392CN ,Coaxial Transceiver Interface [Life-time buy]Pin Descriptionsisolation for the CTI is done by DC-to-DC conversion7.0 Absolute Maximum Ratingsthr ..
DP8392CN. ,Coaxial Transceiver Interface [Life-time buy]Applicationsbe easily satisfied on signal lines using a set of pulse trans-5.0 Connection Diagramsf ..
DP8392CN-1 ,Coaxial Transceiver Interface [Life-time buy]Pin Descriptionsisolation for the CTI is done by DC-to-DC conversion7.0 Absolute Maximum Ratingsthr ..
DS90C363MTDX ,+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHzBlock DiagramsApplicationDS012886-14®TRI-STATE is a registered trademark of National Semiconductor ..
DS90C365AMT ,LVDS Transmitter Flat Panel Display 85MHzfeaturesandimprovementsmakingitanidealn Support Spread Spectrum Clocking up to 100kHzreplacement fo ..
DS90C365AMT ,LVDS Transmitter Flat Panel Display 85MHzBlock DiagramDS90C365A20100539Order Number DS90C365AMTSee NS Package Number MTD48 2004 National Sem ..
DS90C365AMTX ,LVDS Transmitter Flat Panel Display 85MHzElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
DS90C365MTD ,+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-85 MHz [Life-time buy]General Descriptionproblems associated with wide, high-speed TTL interfaces.The DS90C385 transmitte ..
DS90C365MTDX ,+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-85 MHz [Life-time buy]DS90C385/DS90C365 +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD)Link-85 MHz, + ..
DP8392AN-DP8392AN.
Coaxial Transceiver Interface
TL/F/7405
DP8392A/NS32492A
Coaxial
Transceiver
Interface
May 1988
DP8392A/NS32492A Coaxial Transceiver Interface
General Description
The DP8392A Coaxial Transceiver Interface (CTI)isa coax-
ial cable line driver/receiverfor Ethernet/Thin Ethernet
(Cheapernet) type local area networks.TheCTIis connect- betweenthe coaxial cableandthe Data Terminal Equip-
ment (DTE).In Ethernet applicationsthe transceiveris usu-
allymounted withina dedicated enclosureand isconnectedthe DTEviaa transceiver cable.In Cheapernet applica-
tions,theCTIis typically located withinthe DTE and con-
nectstothe DTE through isolation transformers only.The
CTI consistsofa Receiver, Transmitter, Collision Detector,
anda Jabber Timer. The Transmitter connects directlytoa ohm coaxial cable whereitis usedto drivethe coax
when transmitting. During transmission,a jabber timerisini-
tiatedto disabletheCTI transmitterinthe eventofa longer
than legal length data packet. Collision Detection circuitry
monitorsthe signalsonthe coaxto determinethe presence colliding packets and signalsthe DTEinthe eventofa
collision.
TheCTIispartofa three chipsetthat implementsthe com-
plete IEEE 802.3 compatible network node electronicsas
shown below. The othertwo chipsarethe DP8391 Serial
Network Interface (SNI)andthe DP8390 Network Interface
Controller (NIC).
The SNI providesthe Manchester encodingand decoding
functions; whereastheNIC handlesthe Media Access Pro-
tocol andthe buffer management tasks. Isolation between
theCTIandtheSNIisan IEEE 802.3 requirementthatcan easily satisfiedon signal lines usingasetof pulse trans-
formers that comeina standard DIP. However,the power
isolationfor the CTIis doneby DC-to-DC conversion
througha power transformer.
Features Compatible with EthernetII, IEEE 802.3 10Base5 and
10Base2 (Cheapernet) Integratesall transceiver electronics except signal&
power isolation Innovative design minimizes external component count Jabber timer function integratedon chip Externally selectable CD Heartbeat allows operation
with IEEE 802.3 compatible repeaters Precision circuitry implements receive mode collision
detection Squelch circuitryatall inputs rejects noise Designed for rigorous reliability requirements of
IEEE 802.3 Standard Outline 16-pin DIP usesa special leadframe
that significantly reducesthe operatingdie temperature
Tableof Contents
1.0 System Diagram
2.0 Block Diagram
3.0 Functional Description
3.1 Receiverand Squelch
3.2 Transmitterand Squelch
3.3 Collisionand Heartbeat
3.4 Jabber Timer
4.0 Connection Diagram
5.0 Pin Descriptions
6.0 Absolute Maximum Ratings
7.0 Electrical Characteristics
8.0 Switching Characteristics
9.0 Timingand Load Diagram
10.0 Physical Dimensions
1.0 System Diagram
TL/F/7405–1
IEEE802.3 CompatibleEthernet/CheapernetLocalArea Network ChipSet
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
