DP83815CVNG ,10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer [Preliminary]General Description— Support for 802.3x Full duplex flow controlDP83815 is a single-chip 10/100Mb/s ..
DP83816AVNG ,10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter-II)Table of Contents3.12.3 MII Serial Management Access . . . . . . . . . . . . . 281.0 Connection Di ..
DP83816AVNG/NOPB ,10/100 Mb/s Integrated PCI Eth Media Access Cntllr and Phys Layer (MacPhyter-II) 144-LQFP 0 to 70Features Configurable Through EEPROMARP Packets, Pattern Match Packets, and PHY• Full-Duplex Suppor ..
DP83816AVNG-EX/NOPB ,10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter-II)Extend 144-LQFP 0 to 85Functional Description . . . . . . . . . . . . . . . 114.0 Register Set . . . . . . . . . . . . . . ..
DP83820BVUW ,10/100/1000 Mb/s PCI Ethernet Network Interface Controller [Life-time buy]General Descriptioninsertion support for transmit packets. VLAN tagDP83820 is a single-chip 10/100/ ..
DP83840AVCE ,10/100 Mb/s Ethernet Physical Layer [Life-time buy]PIN DESCRIPTION5.0 DP83840A APPLICATION2.1 MII Interface5.1 Typical Board Level Application2.2 100 ..
DS89C21TM ,Differential CMOS Line Driver and Receiver Pairfeatures a fast transition time specified at 2.2 ns,n Available in SOIC packagingand a maximum diff ..
DS89C21TMX ,Differential CMOS Line Driver and Receiver PairGeneral Descriptionand RO).TheDS89C21isadifferentialCMOSlinedriverandreceiverpair, designed to meet ..
DS89C21TMX/NOPB ,Differential CMOS Line Driver and Receiver Pair 8-SOIC -40 to 85Electrical CharacteristicsOver recommended supply voltage and operating temperature ranges, unless ..
DS89C386TMEA ,Twelve Channel CMOS Differential Line Receiverfeatureslowpowerdissipationof240n Receiver OPEN input failsafe featuremW typical.n Guaranteed AC pa ..
DS89C386TMEA ,Twelve Channel CMOS Differential Line ReceiverElectrical Characteristics (Note 3)±V =5V 10% (unless otherwise specified)CCSymbol Parameter Condit ..
DS89C387TMEA ,Twelve Channel CMOS Differential Line DriverElectrical Characteristics” provide conditions for actual device operation.Note2: Unless otherwise ..
DP83815CVNG
10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer [Preliminary]
Mb/
ed P
Et
her
Me
dia
Ac
Contr
nd
Lay
PRELIMINARYNovember 1999
DP83815 10/100 Mb/s Integrated PCI Ethernet Media Access
Controller and Physical Layer (MacPhyter)
General DescriptionDP83815 is a single-chip 10/100Mb/s Ethernet Controller
for the PCI bus. It is targeted at low-cost, high volume PC
mother boards, adapter cards, and embedded systems.
The DP83815 fully implements the V2.2 33MHz PCI bus
interface for host communications with power management
support. Packet descriptors and data are transferred via
bus-mastering, reducing the burden on the host CPU. The
DP83815 can support full duplex 10/100Mb/s transmission
and reception, with minimum interframe gap.
The DP83815 device is an integration of an enhanced
version of the NSC PCI MAC/BIU (Media Access
Controller/Bus Interface Unit) and a 3.3V CMOS physical
layer interface.
Features IEEE 802.3 Compliant, PCI V2.2 MAC/BIU supports
traditional data rates of 10Mb/s Ethernet and 100Mb/s
Fast Ethernet (via internal phy). Bus master - burst sizes of up to 128 dwords (512 bytes) BIU compliant with PC 97 and PC 98 Hardware Design
Guides, PC 99 Hardware Design Guide draft, ACPI v1.0,
PCI Power Management Specification v1.1, OnNow
Device Class Power Management Reference
Specification - Network Device Class v1.0a Wake on LAN (WOL) support compliant with PC98,
PC99, and OnNow, including directed packets, Magic
Packet, VLAN packets, ARP packets, pattern match
packets, and Phy status change Clkrun function for PCI Mobile Design Guide Virtual LAN (VLAN) and long frame support Support for 802.3x Full duplex flow control Extremely flexible Rx packet filtration including: single
address perfect filter with MSb masking, broadcast, 512
entry multicast/unicast hash table, deep packet pattern
matching for up to 4 unique patterns Statistics gathered for support of RFC 1213 (MIB II),
RFC 1398 (Ether-like MIB), IEEE 802.3 LME, reducing
CPU overhead for management Internal 2KB Transmit and 2KB Receive data FIFOs Serial EEPROM port with auto-load of configuration data
from EEPROM at power-on Flash/PROM interface for remote boot support Fully integrated IEEE 802.3/802.3u 3.3v CMOS physical
layer 802.3 10BASE-T transceiver with integrated filters 802.3u 100BASE-TX transceiver Fully integrated ANSI X3.263 compliant TP-PMD
physical sublayer with adaptive equalization and
Baseline Wander compensation 802.3u Auto-Negotiation - advertised features
configurable via EEPROM Full Duplex support for 10 and 100 Mb/s data rates Single 25MHz reference clock 144-pin TQFP package Low power 3.3V CMOS design with typical consumption
of 561mW operating, 380mW during WOL mode, 33mW
sleep mode
System DiagramPCI Bus
DP83815
EEPROM
Isolation
10/100 Twisted Pair
BIOS ROM
(optional) (optional)
