DM9328N ,Dual 8-Bit Shift Registerfeatures: 1) additional gating is provided at the input toboth shift registers so that the input is ..
DM9332EP , 10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
DM9334N ,8-Bit Addressable LatchFeatureslevel low enable.YCommon clearThe DM9334 has four modes of operation which are shownYEasily ..
DM9338N ,8-Bit Multiple Port Registerapplications where theability to simultaneously read and write is desirable. A com-mon use would be ..
DM9368N , 7-Segment Decoder/Driver/Latch with Constant Current Source OutputsGeneral DescriptionThe DM9368 is a 7-segment decoder driver incorporatinginput latches and constant ..
DM9374N ,7-Segment Decoder/Driver/Latch with Constant Current Sink Outputs
DS2720 ,Efficient, Addressable Single-Cell Rechargeable Lithium Protection ICapplications including protecting the battery during charge, protection of the circuitfrom damage d ..
DS2726G+ ,5-Cell to 10-Cell Li+ Protector with Cell BalancingELECTRICAL CHARACTERISTICS(T = -20°C to +85°C.)APARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITSI Prot ..
DS2731E+ ,Cache-Memory Battery-Backup Management ICApplications+Denotes a lead(Pb)-free/RoHS-compliant package.T&R = Tape and reel.RAID Controller Car ..
DS2740B ,High-Precision Coulomb Counterapplications. Current is measured bidirectionally over a dynamic range of 15bits (DS2740U) or 13 bi ..
DS2740B ,High-Precision Coulomb CounterPIN DESCRIPTIONRangeOVD- 1-Wire Bus Speed Select 312A LSB and ±2.56A DynamicPIO - Programmable I/ ..
DS2740BU ,High-Precision Coulomb CounterPin Descriptions.(DS2740B) 6.25V LSB and ±51.2mV Dynamic
DM9328N
Dual 8-Bit Shift Register
TL/F/9793
9328/DM9328
Dual
8-Bit
Shift
Register
June 1989
9328/DM9328 Dual 8-Bit Shift Register
General Description
The ’9328isa high speed serial storage element providingbitsof storageinthe formoftwo 8-bit registers. The
multifunctional capabilityofthis deviceis providedby sever- features:1) additional gatingis providedatthe inputto
both shift registersso thatthe inputis easily multiplexed
betweentwo sources;2)the clockof each register maybe
provided separatelyor together;3) boththe trueand com-
plementary outputsare provided from each 8-bit register,
and both registers maybe master cleared froma common
input.
Connection Diagram
Dual-In-Line Package
TL/F/9793–1
Order Number9328DMQB, 9328FMQBor DM9328N
SeeNS Package Number J16A, N16Eor W16A
Logic Symbol
TL/F/9793–2
VCCePin16
GND ePin8
Pin Names Description Data Select Input
D0,D1 Data Inputs Clock Pulse Input (Active HIGH)
Common(Pin9)
Separate(Pins 7and10) Master Reset Input (Active LOW) LastStageOutput ComplementaryOutput
C1995National SemiconductorCorporation RRD-B30M115/PrintedinU.S.A.
