DM74S86N ,Quad 2-Input Exclusive-OR GateGeneral DescriptionThis device contains four independent gates each of whichperforms the logic Excl ..
DM77S185J ,70 ns, (2048 x 4) 8192-bit TTL PROMFeatures
I Advanced titanium-tungsten (T i-W) fuses
l Schottky-clamped for high speed
Address ac ..
DM81LS95AN ,3-STATE Octal BufferFeatureser. The ’LS465 and ’LS467 present true data at the outputs,YOctal versions of popular DM743 ..
DM81LS95AWM ,TRI-STATE Octal BufferDM81LS95A • DM81LS96A • DM81LS97A 3-STATE Octal BufferSeptember 1991Revised May 1999DM81LS95A • DM8 ..
DM81LS96AN ,3-STATE Octal BufferDM74LS465(DM81LS95A)/DM74LS466(DM81LS96A)/DM74LS467(DM81LS97A)/DM74LS468(DM81LS98A)TRI-STATEOctalBu ..
DM81LS96N , Three-State Octal Buffers
DS25LV02R , Low-Voltage 1024-Bit EPROM
DS25MB100TSQ/NOPB ,2.5 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive Equalization 36-WQFN -40 to 85(1)Pin Functions (continued)PIN(2)TYPE DESCRIPTIONNAME NO.DES_0 and DES_1 select the output pre-emp ..
DS26102 ,16-Port TDM-to-ATM PHYBlock Diagram.. 7 Figure 7-1. Polling Phase and Selection Phase at Transmit Interface........18 Fig ..
DS26303DK ,3.3V, E1/T1/J1, Short-Haul, Octal LIU Design KitFEATURES The DS26303DK is a fully integrated design kit for Expedites New Designs by Eliminating F ..
DS26303L-120 , 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
DS26303L-120+ ,3.3V, E1/T1/J1, Short-Haul, Octal Line Interface UnitAPPLICATIONS 2.048MHz or 1.544MHz for T1/J1 or E1 T1 Digital Cross-Connects Operation; This Clock w ..
DM74S86N
Quad 2-Input Exclusive-OR Gate
DM74S86 Quad 2-Input Exclusive-OR Gate August 1986 Revised April 2000 DM74S86 Quad 2-Input Exclusive-OR Gate General Description This device contains four independent gates each of which performs the logic Exclusive-OR function. Ordering Code: Order Number Package Number Package Description DM74S86N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Connection Diagram Function Table Y = A ⊕ B = A B + AB Inputs Output AB Y LLL LH H HL H HH L H = HIGH Logic Level L = LOW Logic Level © 2000 DS006458
