DM7438 ,Quad 2-Input NAND Buffer with Open-Collector OutputsDM5438/DM7438Quad2-InputNANDBufferswithOpen-CollectorOutputsJune1989DM5438/DM7438Quad2-InputNANDBuf ..
DM7438M ,Quad 2-Input NAND Buffers with Open-Collector OutputsGeneral Description Pull-Up Resistor Equations
This device contains four independent gates each of ..
DM7438MX , Quad 2-Input NAND Buffer with Open-Collector OutputsGeneral Description Pull-Up Resistor EquationsThis device contains four independent gates each of w ..
DM7438N ,7 V, quad 2-input NAND buffer with open-collector outputGeneral Description Pull-Up Resistor Equations
This device contains four independent gates each of ..
DM7439N ,DM7439 Quad 2-Input NAND Buffer with Open-Collector OutputDM7439Quad2-InputNANDBufferwithOpen-CollectorOutputAugust1989DM7439Quad2-InputNANDBufferwithOpen-Co ..
DM7440N ,7 V, dual 4-input NAND bufferGeneral Description
This device contains two, 4 input gates that perform the
Logic NAND functio ..
DS1747W-120 ,Y2K-Compliant, Nonvolatile Timekeeping RAMs DS1747/DS1747P Y2K-Compliant, Nonvolatile Timekeeping RAMs
DS1747W-120+ ,Y2K-Compliant, Nonvolatile Timekeeping RAMsFEATURES PIN CONFIGURATIONS Integrated NV SRAM, Real-Time Clock (RTC), Crystal, Power-Fail Cont ..
DS1747W-120+ ,Y2K-Compliant, Nonvolatile Timekeeping RAMsFEATURES PIN CONFIGURATIONS Integrated NV SRAM, Real-Time Clock (RTC), Crystal, Power-Fail Cont ..
DS1747W-120IND ,Y2K-Compliant, Nonvolatile Timekeeping RAMsPIN DESCRIPTION A0–A18 – Address Input CE – Chip Enable OE – Output Enable WE – Write Enable V ..
DS1747WP-120 ,Y2K-Compliant, Nonvolatile Timekeeping RAMsPIN DESCRIPTION A0–A18 – Address Input CE – Chip Enable OE – Output Enable WE – Write Enable V ..
DS1747WP-120+ ,Y2K-Compliant, Nonvolatile Timekeeping RAMs DS1747/DS1747P Y2K-Compliant, Nonvolatile Timekeeping RAMs
DM7438
Quad 2-Input NAND Buffer with Open-Collector Outputs
TL/F/6513
DM5438/DM7438
Quad
2-Input
NAND
Buffers
with
Open-Collector
Outputs
June 1989
DM5438/DM7438 Quad 2-Input NAND Buffers
with Open-Collector Outputs
General Description
This device contains four independent gates eachof which
performsthe logic NAND function. The open-collectorout-
puts require external pull-up resistorsfor proper logicalop-
eration.
Pull-Up Resistor Equations
RMAXe VCC (Min)b VOH (IOH)a N2(IIH)
RMINe VCC (Max)bVOL
IOLbN3(IIL)
Where:N1 (IOH)e total maximum output high currentforall
outputstiedto pull-up resistor (IIH)e total maximum input high currentforall
inputstiedto pull-up resistor (IIL)e total maximum inputlow currentforall
inputstiedto pull-up resistor
Connection Diagram
Dual-In-Line Package
TL/F/6513–1
OrderNumber DM5438J,DM5438W, DM7438Mor DM7438N
SeeNS Package Number J14A,M14A, N14Aor W14B
Function TableeAB
Inputs Output Y H H H LeHigh Logic LeveleLow Logic Level
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
