DM74155N ,V(cc): 7V; V(in): 5.5V; dual 2-line to 4-line decoder / demultiplexerDM54155/DM74155Dual2-Lineto4-LineDecoders/DemultiplexersFebruary1993DM54155/DM74155Dual2-Lineto4-Li ..
DM74157N ,Quad 2-Line to 1-Line Data Selectors/MultiplexersFeaturesYBuffered inputs and outputsThese data selectors/multiplexers contain inverters andYdrivers ..
DM7416 ,Hex Inverting Buffers with High Voltage Open-Collector OutputsDM5416/DM7416HexInvertingBufferswithHighVoltageOpen-CollectorOutputsJune1989DM5416/DM7416HexInverti ..
DM74161AN ,7 V, synchronous 4-bit counterapplications without additional
gating. Instrumental in accomplishing this function are two
count ..
DM74161N ,Synchronous 4-Bit Countersapplications without additionalincident with each other when so instructed by the count-gating. Ins ..
DM74163AN ,7 V, synchronous 4-bit counterElectrical Characteristics"
table are not guaranteed at the absolute maximum ratings.
The "Recomm ..
DS1743P-100 ,Y2KC nonvolatile timekeeping RAM, 100nsPIN DESCRIPTION-70 70 ns accessA0-A12 - Address Input-100 100 ns accessCE - Chip Enableblank 28-pin ..
DS1743P-100 ,Y2KC nonvolatile timekeeping RAM, 100nsPIN DESCRIPTION-70 70 ns accessA0-A12 - Address Input-100 100 ns accessCE - Chip Enableblank 28-pin ..
DS1743P-100+ ,Y2K-Compliant, Nonvolatile Timekeeping RAMsPIN DESCRIPTION PIN PIN NAME FUNCTION NAME FUNCTION PDIP PowerCap PDIP PowerCap 1, 2, 3, Chip Enabl ..
DS1743W-120 ,Y2K-Compliant, Nonvolatile Timekeeping RAMsPIN DESCRIPTION PIN PIN NAME FUNCTION NAME FUNCTION PDIP PowerCap PDIP PowerCap 1, 2, 3, Chip Enabl ..
DS1743W-120+ ,Y2K-Compliant, Nonvolatile Timekeeping RAMsPIN DESCRIPTION PIN PIN NAME FUNCTION NAME FUNCTION PDIP PowerCap PDIP PowerCap 1, 2, 3, Chip Enabl ..
DS1743W-120IND+ ,Y2K-Compliant, Nonvolatile Timekeeping RAMsFEATURES PIN CONFIGURATIONS Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Ci ..
DM74155N
V(cc): 7V; V(in): 5.5V; dual 2-line to 4-line decoder / demultiplexer
TL/F/6549
DM54155/DM74155
Dual
2-Line
4-Line
Decoders/Demultiplexers
February 1993
DM54155/DM74155 Dual 2-Line to 4-Line
Decoders/Demultiplexers
General Description
TheseTTL circuits feature dual 1-line-to-4-line demultiplex-
ers with individual strobes and common binary-addressin-
putsina single 16-pin package. When both sectionsare
enabledbythe strobes,the common address inputsse-
quentially selectand route associated input datatotheap-
propriate outputof each section.The individual strobesper-
mit activatingor inhibiting eachofthe 4-bit sectionsasde-
sired. Data appliedto inputC1is invertedatits outputsand
data appliedatC2is true throughits outputs.The inverter
followingtheC1 data input permitsuseasa 3-to-8-linede-
coder,or 1-to-8-line demultiplexer, without external gating.
Input clamping diodesare providedon thesecircuitsto mini-
mize transmission-line effectsand simplify system design.
Features Applications:
Dual 2-to-4-line decoder
Dual 1-to-4-line demultiplexer
3-to-8-line decoder
1-to-8-line demultiplexer Individual strobes simplify cascadingfor decodingor
demultiplexing larger words Input clamping diodes simplify system design
Connection Diagram and Function Tables
Dual-In-Line Package
TL/F/6549–1
Order Number DM54155J, DM54155WorDM74155N
See NSPackageNumber J16A, N16AorW16Ae inputsC1andC2 connectedtogethere inputsG1andG2 connected togetherehigh level,Le lowlevel,Xedon’tcare
2-Line-to-4-Line Decoderor
1-Line-to-4-Line Demultiplexer
Inputs Outputs
Select Strobe Data A G1 C1 1Y0 1Y1 1Y2 1Y3 X H X HHHH L L H L HHH H L H HLH H L L H H HLH H L H HHH L X X L HHHH
Inputs Outputs
Select Strobe Data A G2 C2 2Y0 2Y1 2Y2 2Y3 X H X HHHH L L L L HHH H L L HLH H L L L H HLH H L L HHH L X X H HHHH
3-Line-to-8-Line Decoderor
1-Line-to-8-Line Demultiplexer
Inputs Outputs
Select Strobe (0) (1) (2) (3) (4) (5) (6) (7)Or Data BA G³ 2Y0 2Y1 2Y2 2Y3 1Y0 1Y1 1Y2 1Y3XX H HHHHHHHHLL L L H HHHHHHLH L H L HHHHHHHL L HH L HHHHHHH L HHH L HHHHLL L HHHH L HHHLH L HHHHH L H HHL L HHHHHH L HHH L HHHHHHH L
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
