DAC1266LCJ ,0 V to -18 V, hi-speed 12-bit D/A converterFeatures
I Bipolar current output DAC
I Fully differential, non-saturating precision current sw ..
DAC128S085CIMT/NOPB ,12-Bit Micro Power OCTAL Digital-to-Analog Converter with Rail-to-Rail Outputs 16-TSSOP -40 to 125Features 3 DescriptionThe DAC128S085 is a full-featured, general-purpose1• Ensured MonotonicityOCTA ..
DAC1405D750HW , Dual 14-bit DAC, up to 750 Msps; 4x and 8x interpolating
DAC1408A8Q ,V(cc): +5.5V; 8-bit multiplying D/A converterCHARACTERISTICS at Vcc = +51/dc, VEE = -15Vdc, VHEF/Fi14 = 2mA, 0°C s T, s +75°C for DAC-1408A, unl ..
DAC1408A8Q ,V(cc): +5.5V; 8-bit multiplying D/A converterapplications Mxibility your
attention is directed to the DAC-08 8-bit high-speed multiplying
D/A ..
DAC1408A8Q ,V(cc): +5.5V; 8-bit multiplying D/A converterCHARACTERISTICS
DIE SIZE 0.087 X 0.063 inch, 5481 sq. mils
(2.21 X 1.60 mm, 3.54 sq. mm)
1. ..
DL5239 , 500 mW Zener Diode 2.4 to 200 Volts
DL5240 , 500 mW Zener Diode 2.4 to 200 Volts
DL5240 , 500 mW Zener Diode 2.4 to 200 Volts
DL5241 , 500 mW Zener Diode 2.4 to 200 Volts
DL5242 , 500 mW Zener Diode 2.4 to 200 Volts
DL5243 , 500 mW Zener Diode 2.4 to 200 Volts
DAC1266LCJ
0 V to -18 V, hi-speed 12-bit D/A converter
DAC1266A/DAC1266
National
Semiconductor
DAC1266A/DAC1266 Hi-Speed 12-Bit D/A Converter
General Description
The DAC1266A and DAC1266 are fast 12-bit digital to ana-
log converters. These DACs use 12 precision high speed
bipolar current steering switches, control amplifier, and a
thin film resistor network to obtain a high accuracy, very fast
analog output current. The DAC1266A and DAC1266 have
10%-90% full-scale transition time under 30 ns and settie
to less than y, LSB in 200 ns.
These digital to analog converters are recommended for
applications in CRT displays, precision instruments and data
acquisition systems requiring throughput rates as high as 5
MHz for full range transitions.
Features
" Bipolar current output DAC
" Fully differential, non-saturating precision current switch
- Hour and Com do not change with digital input
I: Precision thin film resistors for use with external op
amp for voltage out or as input resistors for a succes-
sive approximate A/D converter
" Superior replacement for 12-bit D/A converters of this
Key Specifications
a Resolution and Monotonicity 12 Bits
n Linearity 12 Bits
(Guaranteed over temperature)
ll Output Current Settling Time 400 ns max to 0.01%
n FulI-Scale Transition Time (10%-90%) 30 ns
" Power Supply Sensitivity i 15 ppm of FS/% VSUPPLY
Block and Connection Diagrams
-vs " NS
AMP suuumc 4
JUNCTION o-r-"-
t " o 10V RANGE
19 5 Je, tt
REFERENCE 3 u." L""'-'""- 3323" wa .-o2tw RANGE
ANALOG 05 20k
COMMON
7 j 9.95k
BIPOLAR
OFFSET
, CURRENT OUTPUT
(5011111111: JUNCTION)
(“58) (um) Tt.m/5068-7
Dual-ln-Llne Package
Mc-1 " -oS8)8ttt
NC- 2 23 -an2
ANALOG GROUND- s 22 -trt3 Order Number
ARP suwmc- 4 21%,” DAC1266AJ, DAC1266ACJ,
ardlltil1T, ' 20 --io 5 DAC1266LJ or DA01266LCJ
See NS Package Number J24A
-''s- 5 19 Fans
BIPOLAR OFFSET-, 7 18 '-titt7
NC-- a 17 -itrt8
bur(-2rnh rs)- 9 16 m-ttttt
ltW ithtltE- 10 15 -8tti0
20v RANGE-II " -err11
POWER G8thltll)- 12 13 -(LSt1)8tT 12
TL/H/5068-1
Top Vlew
Absolute Maximum Ratings (Note 11)
lf M10taryfAerotrpttttt' apeeittesd devices are required,
please contact the National t%tttlettttdutttor Sales
offlttMNtttrmutttrs for avallablllty and spsetlflttattorttt.
Supply Voltage (V -) 0V to - 18V
Current Output (Pin 9) Voltage -3V, 12V
Logic Input Voltage - 1V, 7V
Reference Input Voltage (Pin 5) :12v
Analog GND to Power GND , 1 V
Bipolar Offset * 12V
10V Range i 12V
20V Range
Power Dissipation (Note 1)
Operating Temperature Range
DAC1266AJ, DAC1266LJ
DAC1266ACJ, DAC1266LCJ
Storage Temperature Range
Maximum Junction Temperature
Lead Temp. (Soldering, 10 sec.)
ESD Susceptibility (Note 12)
v- to +24V
1000 mW
TMINSTASTMAX
- 55°C to + 125°C
WC to + 70'C
-65'C to + 150'C
Electrical Characteristics VsuppLy= -15VA 5% and VHEF= 10.000V unless otherwise noted. Boldface llm-
Its apply over temperature, Tum STA sTqu. For all other limits a--- 25°C.
DAC1 266A DAc1286
Parameter Condltlona See Tested Design Tested Design Units
Note Typ lelt Urnlt Typ Llmlt lelt
(Note 2) (Note 3) (Note 2) (Note 3)
CONVERTER CHARACTERISTICS
F%solution 1 2 12 Bits
Linearity Error Zero and Full-Scale Adjusted 4 LSB
Max t V. i V. * y. * 'h
AJandLalSuffixParts ky, i7.
ACJ and LCJ Suffix Parts * y, 1%
Differential Zero and Full-Scaie Adjusted i 1/4 t 1/2 k y, i %
Non-Linean'ty
Monotonicity AJ and LJ Suffix Parts " 1 2 Bits
ACJ and LCJ Suffix Parts 12 " 12 1 tt
FuIl-Scale R2 == son in Figure 1 5 i 0.1 , 0.20 * 0.1 * 0.20 % Full-
(Gain) Error Scale
Offset Error Max Unipolar (Figure t Pin 7 Open) 6 * 0.01 , 0.05 t 0.01 * 0.05
All l.lltt, SP', Bipolar (R1 and R2= son in 7 , 0.05 $0.1 $0.05 10.15
Logic 0 Figure a
Zero Error Max Bipolar (R1 and R2 == tion in 8 * 0.05 k 0.1 i 0.05 i 0.15
MSB ON Figure a
Gain R2 = son * son in Figure 1 i 0.2 i 0.2
Adjustment
Range Min
Bipolar Offset R1 = son i tion and R2 = 500 in i 0.15 * 0.15
Adjustment Figure 2
Range Min
FulI-Scale (Gain) AJ and LJ Suffix 9 1 3 5 " ppm/‘C
Temperature ACJ and LCJ Suffix 1 a 5 1 O
Coefficients Max
Unipolar Offset AJ and Ll Suffix 1 tt 1 tt
Temperature ACJ and LCJ Suffix 1 2 1 2
Coefficients Max
Bipolar Zero JU and Ll Suffix 5 1 o 5 1 tt
Temperature ACJ and LCJ Suffix 5 1 o 5 "
Coefficients Max
Output Exclusive ot Offset and Range Rs 7.5 6 to 10 7.5 6 to 10 kn
Resistance
Current Output Unipolar -2 - 1.6 to - 2 - 1 .6 to mA
- 2.4 - 2.4
Bipolar i 1.0 1:08 to 11.0 i0.810
t 1.2 , 1.2
993l0VG/V99310V0
DAC1266A/DAC1266
Electrical Characteristics (Continued) VsuppLY = - 15V * 5% and VREF=10.000V unless otherwise noted.
Bttldttttttt llmlts apply over temperature, Tums“ STMAx- For all other limits TA = 25'C.
DAC1266A DAC1266
See Tested Design Tested Design
Parameter Conditions Note Typ Umlt Limit Typ lelt Umlt Unite
(Note 2) (Note 3) (Note 2) (Note 3)
Output 25 25 pF
Capacitance
Typ Output Using Internal Offset and Range Rs i 2.5, i 5, i 10, Oto 5, 0 to 10 V
Voltage Ranges
Reference Input 20.8 15 to 25 20.8 15 to 25 kn
Resistance
Output - 1.5 to - 1.5 to V
Compliance 1 0 1 0
Voltage
DIGITAL AND DC CHARACTERISTICS
Logic Input Logic High AJ and LJ Suffix 2 to 5.5 2 to 5.5 V
Voltage Bit ON ACJ and LCJ Suffix 1.9 to 5.5 2 to 5.5 1.9 to 5.5 2 to 5.5
Max Logic Low AJ and Ll Suffix 0.8 0.8
Bit OFF ACJ and LCJ Suffix 1.0 0.8 1.0 0.8
Logic Input Logic High AJ and LJ Suffix 150 300 150 300 p.A
Current Max ACJ and LCJ Sutix 150 280 300 150 280 300
Logic Low Ad and Ll Suffix 45 100 45 100
ACJ and LCJ Suffix 45 90 1 oo 45 90 1 oo
PowerSupply V‘ Supplyv----jiVk10% --12 -18 -12 -18 mA
Current Max
Power v- Supply-- -151/ 180 270 180 270 mW
Dissipation Max
Power Supply V- Supply = - 12V 1 5% 10 i 15 l 25 * 15 i: 25 ppm of FS/
Sensitivity Max v- Supply----' --15V * 10% IO " * 25 * 15 1 25 M, VSUPPLY
AC CHARACTERISTICS
Settling FSR Change 200 400 200 400 ns
Time Max
Full-scale Delay Plus 10% to 90% Rise Time 15 30 15 30
Transition Max Delay Plus 90% to 10% Fall Time 30 so 30 50 ns
Not. 1: The typical ttga of the 24-p1n package 15 MP C/W.
Note 2: Tested and guaranteed to Natitmal's AOOL (Average Outgolng Quality Level).
Not. 3: Guaranteed. but not 100% pmduotion tested. These limits are not used to calculate outgoing quality leve15.
- V - X V V -
Not. 4: Llnearity one: = V “‘5: (D LSB) where VLSB --- )-'-i'-i-ilifiF-ms-T and D Is the digital Input (o to 40951wh10h produced vom.
ivrs - VOFFSET) - (4095/4096WnEF
Not. lk Unipolar offtraterrortor 10V range = (VOUT/VHEF) x 100 in percent ot fulI-scale.
Your - (-Vnsrr/2)
Note tk Bipolar zero error for 10V range = (VouT/VREF) M 100 in percent of fuII-scale.
(VFs - VOFFSET) atUMAx O’TMIN) - (VFs - VOFFsEr)8125'C
10V range X "MAX or TMiN - 25'C)
(VFs - VOFFSET) at (- 135V) - (VFS - VorrsEr)au-16SV)
VREF x 20%
Note 11: Abso1ute Maximum Ratings indicate llmits beyond which damage to the device may occur, DC and Ac electrlcal 'petitions do not apply when
operating the device beyond M street- operating conditions.
Not. 12: Human body model, 100 pF discharged through a 1.5 kn resistor.
Note lit Percent gain error for 10V range = x 100.
Not. P. Bipolar 011301 error for 10V range = X 100 in percent of fuII-scale.
Note 9: Gain error tempco = x 105 In ppmPC.
Not. tty, Power supply sensitivity for 10V range -- 109 M in ppm of FS/N Vs.
Functional Description and
Applications
1.0 BUFFERED VOLTAGE OUTPUT CONNECTION
The standard current-to-voltage conversion connections us-
ing an operational amplifier are shown here with the pre-
ferred trimming techniques. It a low offset operational ampli-
fier (LF401A) is used, excellent performance can be ob-
tained in many situations without trimming (an op amp with
less than 0.5 mV maximum offset voltage should be used to
keep offset errors below y, LSB). Unipolar zero will typically
be within i lh LSB (plus op amp offset), and if a 50n fixed
resistor is substituted for the 100tt trimmer (R2, Figure fl,
full-scale accuracy will be within 0.1% (0.20% maximum).
Substituting a son resistor for the 1000 bipolar offset trim-
mer (RI, Figure a will give a bipolar zero error typically
within 12 LSB (0.05%).
1.1 Unipolar Configuratlon (Flgure 1)
This configuration will provide a unipolar 0V to 9.9976V out-
put range.
Step t-ofuttt Adjust (Zero)
Turn all bits OFF and adjust zero trimmer, R1, until the out-
put reads 0.000V (1 LSB = 2.44 mV). In most cases this trim
is not needed.
Step 2-Gain Adjust
Turn all bits ON and adjust 1000 gain trimmer, R2, until the
output is 9.9976V (full-scale adjusted to 1 LSB less than
nominal fuII-scale of 10.000V). If a 10.2375V tull-scale is
desired (exactly 2.5 mV/bit), insert a 120n resistor in series
with the gain resistor at pin 10 to the op amp output or use
the LH0071 voltage reference.
1.2 Bipolar Configuration (Figure 2)
This configuration will provide a bipolar output voltage from
-5.000V to 4.9976V, with positive fuIl-scale occurring with
all bits ON (all Is).
Step I-Offset Adjust
Turn OFF all bits. Adjust 1000 offset trimmer, RI, to give
--5.000V output.
Step 2--attin Adjust
Turn ON all bits. Adjust 1000 gain trimmer, R2, to give a
reading of4.9976V.
Please note that it is not necessary to trim the op amp to
obtain full accuracy at room temperature. In most bipolar
situations, an op amp trim is unnecessary unless the un-
trimmed offset drift of the op amp is excessive. Bipolar zero
error (MSB bit ON) is not adjusted separately and Is typically
< d:0.05% of FS after offset and gain adjust.
1.3 Other Voltage Ranges (Figure 3)
The DAC1266A and DAC1266 can also be easily configured
for a unipolar 0V to 5V range or i2.5V and i10V bipolar
ranges by using the additional 5k application resistor provid-
ed at the 20V range R terminal, pin 11. For tl 5V span (0V to
5V or i2.5V). the two 5k resistors are used in parallel by
shorting pin 11 to pin 9 and connecting pin 10 to the op amp
output and the bipolar offset either left open for unipolar or
connected through a 1000 pot to the external
100i M
swouaosrd u-
-uONIt HINGE
wsmmu . BAttNO am
Junction 0mm
Rt m REF 1w mm 10.5
_iiy, m ' luau -----+
v' mom Vim DAC - IWTPUT
- ' Kt DAG DUT + " " WV
All mom
"lt tour I l I 'REF x CODE '."
I'"' consmrut =
I n " "
-Vs mcun __-..-..-......
us- LSI
TL/H/OM-tt
FIGURE 1. 0V to 10V Unlpolar Voltage Output
'Power and analog ground must have
a common current return path. See
section 3.0 for proper connections.
993l0VO/V99ZIOVO
DAC1266A/DAC1266
Functional Description and Applications (Continued)
mom: on
--o m we:
wsmm ' omzm "5.
:ummu o-a tthCt2H
" m mm: tit tf
, 1” OUTFUT
-w " "
ttltC nAc our
'DUT . l I ttttt I CODE
coo: mmr I = =
I 12 " "
6 mac" o----------"
-Vs MN------------ Ls:
TL/H/5068-6
'Power and analog ground must have
a common current remrn path. See
section 3.0 for proper connections.
FIGURE 2. i5V Bipolar Voltage Output
BIPOLAR tIFF
0mm: "se "
Ttttt RAISE
SUHXKB
JUNCTIDI
BEF Ill
Mil ----
'ttttt = I x In“ I CODE
MR END
-tts M.SI
TL/H/5068-3
FIGURE 3. i 10V Voltage Output
'Power and analog ground must have
a common current return path. See
section 3.0 for proper connections.
Functional Description and
Applications (Continued)
reference for the bipolar range. For the i 10V range use the
5k resistors in series by connecting only pin 11 to the op
amp output and connecting the bipolar offset as shown. The
*10V option is shown in Figure 3.
2.0 DIGITAL INPUT
The DAC1266A and DAC1266 use a standard positive true
straight binary code for unipolar outputs (all Is give full-
scale output), and an offset binary code for bipolar output
ranges. In the bipolar mode, with all Os on the inputs, the
output will go to negative full-scale; with 100...00 (only the
MSB on), the output will be 0.00V; with all Is, the output will
go to positive fulI-scale.
The threshold of the digital input circuitry is set at 1.4V and
does not vary with supply voltage. The input lines can inter-
face with any type of 5V logic, TTL/DTL or CMOS, and have
sufficiently low input currents to interface easily with unbut-
fered CMOS logic. The configuration of the input circuit is
shown in Figure 4. The input line can be modelled as a 30
kn resistance connected to a --0.7V rail.
DIGITAL
INPUTS
(PINS 13 T0 M)
" LOGIC
TL/H/5068-4
FIGURE 4. Equivalent Digital Input Clrcult
3.0 APPLICATION OF ANALOG AND POWER GROUND
The DAC1266A and DAC1266 have separate analog and
power ground pins to allow optimum connections for low
noise and high speed performance. The two ground lines
can be separated by up to 200 mV without any loss in per-
formance. There may be some loss in linearity beyond that
level. If these DACs are to be used in a system in which the
two grounds will be ultimately connected at some distance
from the device, it is recommended that parallel back-to-
back diodes be connected between the ground lines near
the device to prevent a fault condition.
The analog ground at pin 3 is the ground reference point for
the internal reference and is thus the "high quality" ground;
it should be connected directly to the analog reference point
of the system. The power ground at pin 12 can be connect-
ed to the most convenient ground reference point; analog
power return is preferred, but digital ground is acceptable. If
power ground contains high frequency noise beyond 200
mV, this noise may feed through the converter. so that
some caution will be required in applying these grounds.
4.0 OUTPUT VOLTAGE COMPLIANCE
The DACI266A and DAC1266 have a typical output compli-
ance range from --2V to 10V. The current-steering output
stages will be unaffected by changes in the output terminal
voltage over that range. However, there is an equivalent
output impedance of 8k in parallel with 25 pF at the output
terminal which produces an equivalent error current it the
voltage deviates from power ground. This is a linear effect
that does not change with input code. Operation beyond the
compliance limits may cause either output stage saturation
or breakdown which results in non-linear performance.
Compliance limits are a function of output current and nega-
tive supply.
5.0 DIRECT UNBUFFERED VOLTAGE OUTPUT FOR
CABLE DRIVING
The wide compliance range allows direct current-to-voltage
conversion with just an output resistor. Figure 5 shows a
connection using the gain and bipolar output resistors to
give a 11.60V bipolar swing. in this situation, the digital
code is complementary binary. Other combinations of inter-
nal and external output resistors (Rx) can be used to scale
to alternate voltage ranges, simply by appropriately scaling
the 0 mA to -2 mA unipolar output current and using the
10.0V reference voltage for bipolar offset. For example, set-
ting Rx-- 2.67 km gives a 11V range with a 1 kn equivalent
output impedance.
This connection is especially useful for directly driving a
long cable at high speed. Using a 500 resistor for Rx would
allow interface to a 50tt cable with a t50 mV tulI-scale
swing.
6.0 HIGH SPEED 12-BIT A/ D CONVERTERS
The fast settling characteristics of the DAC1266A and
DAC1266 make them ideal for high speed successive ap-
proximation A/D converters. Shown in Figure 6 is a configu-
ration using standard components; this system completes a
full 12-bit conversion in 10 p.s unipolar or bipolar. This con-
verter will be accurate to :ti/a LSB of 12 bits and have a
typical gain TC of 10 ppm/°C.
993LOVCI/V99ZLOVG
DAC1266A/DAC1266
Functional Description and Applications (Continued)
DIC12“
‘DUT =4 I 'REF l CODE
EDDE IIPIIT
a? " " mama m
nAumA us: "
1" RANGE I
DAE tWT
Ilf—VV
o--------
FIGURE 5. Unbuffered Bipolar Voltage Output
l IIPOLAR "NIPDLAR
RI (UIIPOUM
mouse"
mums: A I Arman wars
c . nmzm
mp nmm tW "
summit: Ill
JttMTlim m man:
I m A T
g' me m ' a con
ANA "5mm
IN” = ' x 'REF ' CODE
, CODE ll'llT
" ll 'mv---------- {SI 13
maculf‘ (??OOOOOOOWO?
nu: MIT -''/-i LS8
tt u a t,
SEN“. ttttT - "
MWmrF-----aog
I tm25M SAR
" th1 " It
" IS us 7
" mu m
o.- BTW
TL/H/5068-5
Input Ranges
Equlv.
Unipolar Bipolar Connect DAG ZOUT
0 to 5 12.5 Input to A 1.60 kn
B to DAC OUT
0 to 10 t 5 Input to A 2.35 en
O to 20 t10 Input to B 3.08 kn
FIGURE 6. Fast Precision Analog to Digital Converter
Functional Description and
Applications (Continued)
In the unipolar mode, the system range is 0V to 9.9976V,
with each bit having a value of 2.44 mV. For true conversion
accuracy, an A/D converter should be trimmed so that a
given output code results from input levels from y, LSB be-
low to y, LSB above the exact voltage represented by that
code. Therefore, the converter zero point should be
trimmed with an input voltage of 1.22 mV; trim R1 until the
LSB just begins to appear in the output code (all other bits
"0"). For full-scale, use an input voltage of 9.9963V (1OV-1
LSB-% LSB); then trim R2 until the LSB just begins to ap-
pear (all other bits "I''),
The bipolar signal range is --5.0V to 4.9976V. Bipolar offset
trimming is done by applying a -4S988V input signal and
trimming R3 for the LSB transition (all other bits "0").
Full-scale is set by applying a 4.9963V and trimming R2 for
the LSB transition (all other bits "1"). In many applications,
the pretrimmed internal resistors are sufficiently accurate
that external trimmers will be unnecessary, especially in sit-
uations requiring less than full 12-bit ly, LSB accuracy.
For fastest operation, the impedance at the comparator
summing node must be minimized. However, lowering the
impedance will reduce the voltage signal to the comparator
(at an equivalent impedance at the summing node of 1 kn,
1 LSB = 0.5 mV), to the point that comparator performance
will be sacrificed. The contribution to this impedance from
the DAC will vary with the input configuration (Figure tr, Input
Ranges Table).
To prevent dynamic errors. the input signal should have a
low dynamic source impedance, such as that of the LF411A
op amp.
Definition of Terms
Digital Inputs: The DAC1266A and DAC1266 accept digital
input codes in binary format and may be user connected for
any one of three binary codes: straight binary, two's comple-
ment, or offset binary.
Analog Output
Dlgltal
Input Straight Offset Two’s
use LSB Binary Binary Complement'
000...000 zero I -FS (FulI-Scale) zero
011...111 y, FS-1 Lseg zero-1 LSB + FS-l LSB
100...000 y, FS ' zero - FS
111...111 + FS-1 LSE. ’ + FS-1 LSB zero-1 LSB
'Invert MSB with external inverter to obtain Two's Complement coding
Ordering Information
Linearity Error: Linearity Error of a D/A converter is an
important measure of its accuracy. It describes the deviation
from an ideal straight line transfer curve drawn between
zero (all bits OFF) and tull-scale (all bits ON).
Dlmmmtlal Non-Llnearlty: For a D/A converter, it is the
difference between the actual output voltage change and
the ideal (1 LSB) voltage change for a one-bit change in
code. A differential non-Iinearity of i1 LSB or less guaran-
tees monotonicity; i.e., the output always increases and nev-
er decreases for an increasing input. It is guaranteed by
testing the major carry transitions; i.e., 100...000 to
011...111 etc.
Settling Tlme: Setting time is the time required for the out-
put to settle to within the speertitsd error band for any input
code transition. It is usually sptseified for a full-scale or major
carry transition.
Galn Tempco: The change in tull-scale analog output over
the specified temperature range expressed in parts per mil-
lion ot full-scale per 'C (ppm of FSPC). Gain error is mea-
sured with respect to 25''C at high (T MAX) and low (T MIN)
temperatures. Gain tempco is calculated for both high
(T MAX-25''C) and low (25°C-TMIN) ranges by dividing the
gain error by the respective change in temperature. The
specification is the larger of the two representing worst-
case drift.
Offset Tempco: The change in analog output with all bits
OFF over the specified temperature expressed in parts per
million of full-scale per "C (ppm of FS/°C). Offset error is
measured with respect to 25''C at high (T MAX) and low
(T Mm) temperatures. Offset tempco is calculated for both
high (T MAX-25'C) and low (2tPC ‘TMIN) ranges by dividing
the offset error by the respective change in temperature.
The specification given is the larger of the two, representing
worst-case drift
Power Supply Sensitivity: Power supply sensitivity is a
measure of the change in gain and offset of the BIA con-
verter resulting from a change in -15V supply. It is speci-
fied under DC conditions and expressed as parts per million
of tull-scale per percent of change in power supply (ppm of
FS/%).
Temperature Range trc to 7tt'C -55''C to + 125'C
Linearity Error i y, Bit DAC1266ACJ DAC1266AJ
Over Temperature :3/4 Bit DAC1266LCJ DAC1266LJ
QQZI-OVO/VSSZl-OVG
This datasheet has been :
www.ic-phoenix.com
Datasheets for electronic components.
National Semiconductor was acquired by Texas Instruments.
corp/docs/irwestor_relations/Pr_09_23_201 1_national_semiconductor.html
This file is the datasheet for the following electronic components:
DAC1266LJ - product/dac1266Ij?HQS=T|-nu|l-nu|l-dscatalog-df-pf—null-wwe
DAC1266LCJ - product/dac1266|cj?HQS=T|—nu||-nu|I-dscatalog-df-pf-nuII-wwe
DAC1266AJ - product/dac1266aj?HQS=T|-nu|I-nulI-dscatalog-df—pf—nuII-wwe
DACI266ACJ - product/dac1266acj?HQS=T|-nu|I-nulI-dscatalog-df—pf—nuIl-wwe
