CY7C1650KV18-450BZC ,144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)Block Diagram – CY7C1650KV18WriteWrite21AReg(20:0) RegAddressRegister36LDKOutputCLK R/WLogicKGen.Co ..
CY7C166-15PC ,16K x 4 Static RAMCharacteristics Over the Operating Range7C164-15 7C164-20 7C164-25, 357C166-15 7C166-20 7C166-25, 3 ..
CY7C166-15VC ,16K x 4 Static RAMCharacteristics Over the Operating Range7C164-15 7C164-20 7C164-25, 357C166-15 7C166-20 7C166-25, 3 ..
CY7C166-20PC ,16K x 4 Static RAM66 CY7C164CY7C16616K x 4 Static RAMthree-state drivers. The CY7C166 has an active LOW Output
CY7C166-20PC ,16K x 4 Static RAMCharacteristics Over the Operating Range7C164-15 7C164-20 7C164-25, 357C166-15 7C166-20 7C166-25, 3 ..
CY7C166-20VC ,16K x 4 Static RAMCharacteristics Over the Operating Range7C164-15 7C164-20 7C164-25, 357C166-15 7C166-20 7C166-25, 3 ..
D5C031-50 , 300 gate CMOS pld
D5C031-50 , 300 gate CMOS pld
D5C032-30 , 8-MACROCELL CMOS PLD
D5C032-35 , 8-MACROCELL CMOS PLD
D5C032-40 , 8-MACROCELL CMOS PLD
D5C090-60 , 24 MACROCELL CMOS PLD
CY7C1650KV18-400BZC-CY7C1650KV18-450BZC