CDCU2A877ZQLR ,1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications 52-BGA MICROSTAR JUNIOR 0 to 70FEATURES • 52-Ball mBGA (MicroStar Junior™ BGA,0,65-mm pitch)• 1.8-V/1.9-V Phase Lock Loop Clock Dr ..
CDCU2A877ZQLT ,1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications 52-BGA MICROSTAR JUNIOR 0 to 70SCAS827A–AUGUST 2006–REVISED JUNE 2007Table 1. Terminal FunctionsNAME BGA MLF I/O DESCRIPTIONAGND G ..
CDCU877ARHA , 1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCU877ARHAR ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications 40-VQFN -40 to 85FEATURES • Low Static Phase Offset: ±50 ps• 1.8-V Phase Lock Loop Clock Driver for • Distributes On ..
CDCU877ARHARG4 ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications 40-VQFN -40 to 85SCAS688D–JUNE 2005–REVISED JULY 2007These devices have limited built-in ESD protection. The leads s ..
CDCU877AZQLT ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM ApplicationsSCAS688D–JUNE 2005–REVISED JULY 2007TERMINAL FUNCTIONSTERMINALI/O DESCRIPTIONNAME GQL/ZQL RHA/RTBAG ..
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL9000 , AM/FM RADIO TRANSISTOR KIT
CLA50E1200HB , High Efficiency Thyristor
CLC001AJE ,Serial Digital Cable Driver with Adjustable OutputsElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
CDCU2A877ZQLR-CDCU2A877ZQLT
1.8V Phase-Lock Loop Clock Driver with high output drive for DDR2 SDRAM Applications
www.ti.com
FEATURES
DESCRIPTION
CDCU2A877
SCAS827A–AUGUST 2006–REVISED JUNE 2007
1.8-V PHASE LOCK LOOP CLOCK DRIVER 52-Ball mBGA (MicroStar Junior™ BGA,
0,65-mm pitch)•
1.8-V/1.9-V Phase Lock Loop Clock Driver for
Double Data Rate( DDRII) Applications •
External Feedback Pins( FBIN, FBIN) are
Usedto Synchronize the Outputsto the Input•
Spread Spectrum Clock Compatible
Clocks•
Operating Frequency: 125 MHzto 410 MHz •
Meetsor Exceeds CUA877/CUA878•
Application Frequency: 160 MHzto 410 MHz Specification PLL Standard for•
Low Jitter (Cycle-Cycle):•
Low Output Skew:35•
Stabilization Time <6μs Distributes One Differential Clock Inputto10
Differential Outputs High-Drive Versionof CDCUA877The CDCU2A877isa high-performance, low-jitter, low-skew, zero-delay buffer that distributesa differential clock
input pair (CK, CK)to10 differential pairsof clock outputs (Yn, Yn) andto one differential pairof feedback clock
outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks
(FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OEis low, the
clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continuesto maintain its locked-in
frequency. OS (output select)isa program pin that must be tiedto GNDor VDD. When OSis high, OE functions previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running.
When AVDDis grounded, the PLLis turnedoff and bypassedfor test purposes.
When both clock inputs (CK, CK) are logic low, the device entersina low power mode. An input logic detection
circuit on the differential inputs, independent from input buffers, detects the logic low level and performsina low
power state whereall outputs, the feedback, and the PLL are off. When the clock inputs transition from being
logic lowto being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the
PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within
the specified stabilization time.
The CDCU2A877is ableto track spread spectrum clocking (SSC) for reduced EMI. This device operates from
0°Cto 70°C.
AVAILABLE OPTIONS 52-Ball BGA(1)0°Cto 70°C CDCU2A877ZQL
(1) Forthe most current package and ordering information, seethe
Package Option Addendumatthe endof this document,or seethe websiteat www.ti.com.
