CDCLVD1204RGTT ,Low Jitter, 2-Input Selectable 1:4 Universal-to-LVDS Buffer 16-QFN -40 to 85Features 3 DescriptionThe CDCLVD1204 clock buffer distributes one of two1• 2:4 Differential Buffers ..
CDCLVP110 ,1:10 LVPECL/HSTL to LVPECL Clock DriverFEATURESDESCRIPTION• Distributes One Differential Clock Input PairLVPECL/HSTL to 10 Differential LV ..
CDCLVP1102RGTR ,Low Jitter 1:2 Universal-to-LVPECL Buffer 16-QFN -40 to 85Features 3 DescriptionThe CDCLVP1102 is a highly versatile, low additive1• 1:2 Differential Bufferj ..
CDCLVP110VF ,1:10 LVPECL/HSTL to LVPECL Clock DriverELECTRICAL CHARACTERISTICSVsupply: V = 0 V, V = -2.375 V to -3.8 VCC EEPARAMETER TEST CONDITIONS MI ..
CDCLVP110VFG4 ,1:10 LVPECL/HSTL to LVPECL Clock Driver 32-LQFP -40 to 85These devices have limited built-in ESD protection. The leads should be shorted together or the dev ..
CDCLVP110VFR ,1:10 LVPECL/HSTL to LVPECL Clock Drivermaximum ratings” may cause permanent damage to the device. These are stress ratingsonly, and functi ..
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL9000 , AM/FM RADIO TRANSISTOR KIT
CLA50E1200HB , High Efficiency Thyristor
CLC001AJE ,Serial Digital Cable Driver with Adjustable OutputsElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
CDCLVD1204RGTT
Low Jitter, 2-Input Selectable 1:4 Universal-to-LVDS Buffer 16-QFN -40 to 85
ASIC
PHY1
PHY2
Oscillator(156.25
MHz)
156.25 MHz
CDCLVD1204LVDS Buffer
_SEL
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
CDCLVD1204SCAS898B –MAY 2010–REVISED OCTOBER 2016
CDCLVD1204 2:4 Low Additive Jitter LVDS Buffer Features 2:4 Differential Buffer Low Additive Jitter: <300fs RMSin 10-kHzto
20-MHz Low Output Skewof20ps (Maximum) Universal Inputs Accept LVDS, LVPECL, and
LVCMOS Selectable Clock Inputs Through Control Pin 4 LVDS Outputs, ANSI EAI/TIA-644A Standard
Compatible Clock Frequency: Upto 800 MHz Device Power Supply: 2.375Vto 2.625V LVDS Reference Voltage, VAC_REF, Available for
Capacitive Coupled Inputs Industrial Temperature Range: –40°Cto 85°C Packagedin3 mm×3 mm, 16-Pin VQFN (RGT) ESD Protection Exceeds3 kV HBM,1 kV CDM
Applications Telecommunications and Networking Medical Imaging Test and Measurement Equipment Wireless Communications General Purpose Clocking
DescriptionThe CDCLVD1204 clock buffer distributes oneof two
selectable clock inputs (IN0 and IN1)to4 pairsof
differential LVDS clock outputs (OUT0 through OUT3)
with minimum skew for clock distribution. The
CDCLVD1204 can accept two clock sources into an
input multiplexer. The inputs can either be LVDS,
LVPECL,or LVCMOS.
The CDCLVD1204is specifically designed for driving
50-Ω transmission lines.In caseof driving the inputs single ended mode, the appropriate bias voltage,
VAC_REF, must be appliedto the unused negative
input pin.
The IN_SEL pin selects the input whichis routedto
the outputs.If this pinis left open,it disables the
outputs (static). The part supportsa fail safe function.
The device incorporates an input hysteresis which
prevents random oscillation of the outputs in the
absenceofan input signal.
The device operatesin 2.5-V supply environment and characterized from –40°C to 85°C (ambient
temperature). The CDCLVD1204 is packaged in
small, 16-pin, 3-mm× 3-mm VQFN package.
Device Information(1)(1) Forall available packages, see the orderable addendumat
the endofthe data sheet.
Application Example
