CDC5806PW ,6 Output PLL Frequency GeneratorFEATURES DESCRIPTION• High Performance Clock GeneratorThe CDC5806 is a clock generator which synthe ..
CDC582 ,3.3V PLL Clock Driver with LVPECL Output & LVTTL Outputs with 1/2x, 1x and 2x Frequency Options SCAS446B − JULY 1994 − REVIS ..
CDC582PAH ,3.3V PLL Clock Driver with LVPECL Output & LVTTL Outputs with 1/2x, 1x and 2x Frequency Options SCAS446B − JULY 1994 − REVIS ..
CDC586 ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsSCAS336E–FEBRUARY 1993–REVISED APRIL 2004Output Configuration AOutput configuration A is valid when ..
CDC586 ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsFEATURES • Application for Synchronous DRAM,High-Speed Microprocessor• Low Output Skew for Clock-Di ..
CDC586PAH ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsSCAS336E–FEBRUARY 1993–REVISED APRIL 20043.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CDC5806PW
6 Output PLL Frequency Generator
www.ti.com
FEATURES DESCRIPTION
CDC5806SCAS760A–MARCH 2004–REVISED JULY 2004
THREE PLLs BASED CLOCK GENERATOR FOR DIGITAL TV APPLICATIONS High Performance Clock Generator The CDC5806isa clock generator which synthesizes
video clocks, audio clocks, CPU clock, ASIC clock,•
Clock Input Compatible With LVCMOS/LVTTLUSB clock, anda memory card clock froma 54-MHz•
Requiresa 54-MHz Input Clockto Generate system clock.
Multiple Output FrequenciesThree phase-locked loops (PLLs) are used to•
Low Jitter for Clock Distribution generate the different frequencies from the system•
Generates the Following Clocks: clock. On-chip loop filters and internal feedback
VIDCLK 74.175824 MHz/54 MHz eliminate the needfor external components.
(Buffered) Since the CDC5806is based on PLL circuitry,it
– AUDCLK 16.9344 MHz/12.288 MHz requiresa stabilization timeto achieve phase-lockof
