CDC516DGGRG4 ,3.3V Phase Lock Loop Clock Driver with 3-State Outputs 48-TSSOP SCAS575B − JULY 1996 − REVISED DECEMBER 2004DGG PACKAGE Use ..
CDC536 ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsFEATURESDB OR DL PACKAGE• Low-Output Skew for Clock-Distribution and (TOP VIEW)Clock-Generation App ..
CDC536DBR ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsSCAS378G–APRIL 1994–REVISED JULY 2004Unlike many products containing PLLs, the CDC536 does not requ ..
CDC5801DBQ ,Low Jitter PLL Based Multiplier/Divider with programmable delay lines down to sub 10ps
CDC5806PW ,6 Output PLL Frequency GeneratorFEATURES DESCRIPTION• High Performance Clock GeneratorThe CDC5806 is a clock generator which synthe ..
CDC582 ,3.3V PLL Clock Driver with LVPECL Output & LVTTL Outputs with 1/2x, 1x and 2x Frequency Options SCAS446B − JULY 1994 − REVIS ..
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CDC516DGG-CDC516DGGR-CDC516DGGRG4
3.3V Phase Lock Loop Clock Driver with 3-State Outputs
of Four Outputs Separate Output Enable for Each Output
Bank External Feedback Pin (FBIN) Is Used to
Synchronize the Outputs to the Clock Input No External RC Network Required Operates at 3.3-V VCC�
Packaged in Plastic 48-Pin Thin Shrink
Small-Outline Package
descriptionThe CDC516 is a high-performance, low-skew,
low-jitter, phase-lock loop clock driver. It uses a
phase-lock loop (PLL) to precisely align, in both
frequency and phase, the feedback output
(FBOUT) to the clock (CLK) input signal. It is
specifically designed for use with synchronous
DRAMs. The CDC516 operates at 3.3-V VCC and
is designed to drive up to five clock loads per
output.
Four banks of four outputs provide 16 low-skew,
low-jitter copies of the input clock. Output signal
duty cycles are adjusted to 50 percent,
independent of the duty cycle at the input clock.
Each bank of outputs can be enabled or disabled
separately via the 1G, 2G, 3G, and 4G control
inputs. When the G inputs are high, the outputs
switch in phase and frequency with CLK; when the
G inputs are low, the outputs are disabled to the
logic-low state.
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for
the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required following power up and application
of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or
feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC516 is characterized for operation from 0°C to 70°C.
1Y1
GND
GND
GND
CLK
AGND
GND
VCC
2Y0
2Y1
GND
GND
2Y2
2Y3CC
4Y1
GND
GND
4Y2
4Y3
VCC
GNDCC
FBIN
AGND
FBOUT
GND
VCC
3Y0
3Y1
GND
GND
3Y2
3Y3CC
