CDC509PWR ,3.3V Phase Lock Loop Clock Driverblock diagram111G31Y041Y151Y281Y391Y4142G212Y0202Y11724 2Y2CLKÁÁÁÁÁÁPLL1613ÁÁÁÁÁÁ 2Y3FBIN12FBOUT23A ..
CDC516DGG ,3.3V Phase Lock Loop Clock Driver with 3-State Outputs SCAS575B − JULY 1996 − REVISED DECEMBER 2004DGG PACKAGE Use ..
CDC516DGGR ,3.3V Phase Lock Loop Clock Driver with 3-State Outputs SCAS575B − JULY 1996 − REVISED DECEMBER 2004DGG PACKAGE Use ..
CDC516DGGRG4 ,3.3V Phase Lock Loop Clock Driver with 3-State Outputs 48-TSSOP SCAS575B − JULY 1996 − REVISED DECEMBER 2004DGG PACKAGE Use ..
CDC536 ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsFEATURESDB OR DL PACKAGE• Low-Output Skew for Clock-Distribution and (TOP VIEW)Clock-Generation App ..
CDC536DBR ,3.3V PLL Clock Driver with 1/2x, 1x and 2x Frequency OptionsSCAS378G–APRIL 1994–REVISED JULY 2004Unlike many products containing PLLs, the CDC536 does not requ ..
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CDC509PWR
3.3V Phase Lock Loop Clock Driver
Five and One Bank of Four Outputs Separate Output Enable for Each Output
Bank External Feedback (FBIN) Pin Is Used to
Synchronize the Outputs to the Clock Input No External RC Network Required Operates at 3.3-V VCC�
Packaged in Plastic 24-Pin Thin Shrink
Small-Outline Package
descriptionThe CDC509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to
precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It
is specifically designed for use with synchronous DRAMs. The CDC509 operates at 3.3-V VCC and is designed
to drive up to five clock loads per output.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output
signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can
be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs
switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low
state.
Unlike many products containing PLLs, the CDC509 does not require external RC networks. The loop filter for
the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC509 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required, following power up and application
of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or
feedback signals. The PLL can be bypassed for test purposes by strapping AVCC to ground.
The CDC509 is characterized for operation from 0°C to 70°C.
FUNCTION TABLEPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
AVCCCC
2Y0
2Y1
GND
GND
2Y2
2Y3CC
FBIN
1Y0
GND
GNDCC
