CDC2586PAH ,3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency OptionsFEATURES • Application for Synchronous DRAM,High-Speed Microprocessor• Low Output Skew for Clock-Di ..
CDC2586PAHR ,3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency OptionsSCAS337D–FEBRUARY 1993–REVISED APRIL 2004FUNCTIONAL
CDC303 , OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER
CDC318 ,1-Line To 18-Line Clock Driver With I2C Control Interface 48-SSOP
CDC318A ,1-Line To 18-Line Clock Driver With I2C Control Interface SCAS614A − SEPTEMBER 1998 − REVISED JUNE 2 ..
CDC318A ,1-Line To 18-Line Clock Driver With I2C Control Interface SCAS614A − SEPTEMBER 1998 − REVISED JUNE 2 ..
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL331-0471-0-10 , SMT Ultra-Miniature Coaxial Connectors-Mating Heights Owing to the Lowest Profile and the Lightest
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CL431 , Precision Adjustable Shunt Reference
CDC2586-CDC2586PAH-CDC2586PAHR
3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options
CDC2586 www.ti.com SCAS337D–FEBRUARY 1993–REVISED APRIL 2004 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS FEATURES • Application for Synchronous DRAM, High-Speed Microprocessor • Low Output Skew for Clock-Distribution and Clock-Generation Applications • TTL-Compatible Inputs and Outputs • Operates at 3.3-V V • Outputs Have Internal 26-Ω Series CC Resistors to Dampen Transmission-Line • Distributes One Clock Input to 12 Effects Outputs • State-of-the-Art EPIC-IIB™ BiCMOS Design • Two Select Inputs Configure Up to Nine Significantly Reduces Power Dissipation Outputs to Operate at One-Half or Double the Input Frequency • Distributed V and Ground Pins Reduce CC Switching Noise • No External RC Network Required • Packaged in 52-Pin Thin Quad Flat Package • External Feedback (FBIN) Synchronizes the Outputs to the Clock Input PAH PACKAGE (TOP VIEW) 52 51 50 49 48 47 46 45 44 43 42 41 40 GND 39 V 1 CC 1Y1 38 4Y3 2 V 37 GND 3 CC GND 36 4 V CC 1Y2 35 5 4Y2 V 6 34 GND CC GND 33 V 7 CC 1Y3 32 4Y1 8 V 31 GND 9 CC GND 30 GND 10 GND 29 11 V CC 2Y1 28 12 3Y3 V 27 GND CC 13 14 15 16 17 18 19 20 21 22 23 24 25 26 NC – No internal connection DESCRIPTION The CDC2586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured for half-frequency operation. Each output has an internal 26-Ω series resistor that improves the signal integrity at the load. The CDC2586 operates at nominal 3.3-V V . CC Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC-IIB is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 1993–2004, Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. GND GND 2Y2 SEL1 V SEL0 CC GND AGND 2Y3 FBIN V AGND CC GND AVCC GND CLKIN NC 3Y1 V A CC V CC GND OE TEST 3Y2 V CLR CC
