CD74HC573M96G4 ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs 20-SOIC -55 to 125 CD54HC573, CD74HC573 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS454A – FEBRUARY 2001 ..
CD74HC573MG4 ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs 20-SOIC -55 to 125maximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CD74HC574E ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsFeatures Description• Buffered Inputs The ’HC374, ’HCT374, ’HC574, and ’HCT574 are octal D-typeflip ..
CD74HC574M ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsFeatures Description• Buffered Inputs The ’HC374, ’HCT374, ’HC574, and ’HCT574 are octal D-typeflip ..
CD74HC574M96 ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsCD54/74HC374, CD54/74HCT374,CD54/74HC574, CD54/74HCT574Data sheet acquired from Harris Semiconducto ..
CD74HC574M96 ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CL10C101JBNC , Multilayer Ceramic Capacitor
CL-190YG , Mono-Color Upward-Lighting Type
CL-1KL3 , Infrared Emitting Diodes(GaAlAs)
CL-201IR , Miniature Surface Mountable Infrared CHIP LED CL-201 IR-X
CL-203 , Infrared Emitting Diodes(GaAlAs)
CL-205 , Infrared Emitting Diodes(GaAlAs)
CD74HC573E-CD74HC573M-CD74HC573M96G4-CD74HC573MG4
High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs
Balanced Propagation Delays andTransition Times Bus Driver Outputs Drive Up To 15 LS-TTL
Loads Significant Power Reduction Compared to
LS-TTL Logic ICs
description/ordering informationThe ’HC573 devices are octal transparent D-type
latches designed for 2-V to 6-V VCC operation.
When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs
are latched at the logic levels of the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without
interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
GND
