CD74HC373E ,OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTSmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CD74HC373M ,OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTSmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
CD74HC373M96 ,OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
CD74HC373M96 ,OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTSlogic diagram (positive logic)1OE11LEC121Q31D1DTo Seven Other Channels†absolute
CD74HC374E ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsFeatures Description• Buffered Inputs The ’HC374, ’HCT374, ’HC574, and ’HCT574 are octal D-typeflip ..
CD74HC374M ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CKG57KX7R1C476M , Multilayer Ceramic Chip Capacitors
CL ,Wirewound Resistors, Commercial Power, Tab Type Terminals, Variety of core diameters and lengths, Numerous mounting hole sizes and shapes, High performance for low cost , contact ww2aresistors Document Number 3022244 Revision 04-Sep-02CLWirewound Resistors, Commercia ..
CL10C101JBNC , Multilayer Ceramic Capacitor
CD74HC373E-CD74HC373M-CD74HC373M96
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Standard Outputs Drive up to 15 LS-TTLLoads Significant Power Reduction Compared to
LS-TTL Logic ICs
description/ordering informationThe ’HC373 devices are octal transparent D-type
latches designed for 2-V to 6-V VCC operation.
When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs
are latched at the logic levels of the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without
interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
GND
