CD74AC161M ,Synchronous Presettable Binary Counters with Asynchronous Reset CD54AC161, CD74AC161 4-BIT SYNCHRONOUS BINARY COUNTERS SCHS239C – SEPTEMBER 1998 – REVISED MARCH 2 ..
CD74AC161M96 ,Synchronous Presettable Binary Counters with Asynchronous Reset/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
CD74AC163E ,Synchronous Presettable Binary Counters with Synchronous Resetlogic diagram (positive logic)9LOAD10ENT15RCO†LD7ENP†CK2CLK1CK LDCLRRM1G21, 2T/1C3 14QAG43A 3D4RM1G ..
CD74AC163M ,Synchronous Presettable Binary Counters with Synchronous Resetlogic diagram of the D/T flip-flops.3POST OFFICE BOX 655303 • DALLAS, TEXAS 75265CD54AC163, CD74AC1 ..
CD74AC163M ,Synchronous Presettable Binary Counters with Synchronous Reset CD54AC163, CD74AC163 4-BIT SYNCHRONOUS BINARY COUNTERS SCHS299B – APRIL 2000 – REVISED MARCH 2003C ..
CD74AC163M96 ,Synchronous Presettable Binary Counters with Synchronous Reset/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
CIH10T6N8JNC , Chip Inductor; CIH Series
CIH10T6N8JNC , Chip Inductor; CIH Series
CIL10NR10KNC , It has ferrite and 100% Ag as internal conductors, the CIL Series has excellent Q characteristics and eliminate crosstalk.
CIL10NR10KNC , It has ferrite and 100% Ag as internal conductors, the CIL Series has excellent Q characteristics and eliminate crosstalk.
CIL10Y100KNC , It has ferrite and 100% Ag as internal conductors, the CIL Series has excellent Q characteristics and eliminate crosstalk.
CIL10Y100KNC , It has ferrite and 100% Ag as internal conductors, the CIL Series has excellent Q characteristics and eliminate crosstalk.
CD74AC161E-CD74AC161M-CD74AC161M96
Synchronous Presettable Binary Counters with Asynchronous Reset
SCR-Latchup-Resistant CMOS Process andCircuit Design Exceeds 2-kV ESD Protection per
MIL-STD-883, Method 3015
description/ordering informationThe ’AC161 devices are 4-bit binary counters.
These synchronous, presettable counters feature
an internal carry look-ahead for application in
high-speed counting These devices are fully programmable; that is, they can be preset to any number between
0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter
and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the
enable inputs.
The clear function is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low,
regardless of the levels of the CLK, load (LOAD), or enable inputs.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. Instrumental in accomplishing this function are ENP , ENT, and a ripple-carry output (RCO).
Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a
high-level pulse while the count is maximum (9 or 15, with QA high). This high-level overflow ripple-carry pulse
can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the
level of CLK.
The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of
the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the
stable setup and hold times.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB
design guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ENP
GNDAD
ENT
LOAD
