CD54HCT125F3A ,High Speed CMOS Logic Quad Buffer, Three-StateMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HCT125F3A. ,High Speed CMOS Logic Quad Buffer, Three-StateFeatures Description• Three-State Outputs The ’HC125 and ’HCT125 contain 4 independent three-stateb ..
CD54HCT126F3A ,Quad 3-State BufferFeatures Description• Three-State Outputs The ’HC126 and ’HCT126 contain four independent three-sta ..
CD54HCT132F ,CMOS 8-Input NAND/AND GateFeatures Description• Unlimited Input Rise and Fall Times The ’HC132 and ’HCT132 each contain four ..
CD54HCT138F ,High Speed CMOS Logic Inverting and Non-Inverting 3-to-8 Line Decoder DemultiplexerMaximum Ratings Thermal InformationDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . . ..
CD54HCT138F3A ,High Speed CMOS Logic Inverting and Non-Inverting 3-to-8 Line Decoder DemultiplexerMaximum Ratings Thermal InformationDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . . ..
CHPZ27VPT , SILICON PLANAR POWER ZENER DIODES
CHPZ6V2PT , SILICON PLANAR POWER ZENER DIODES
CHS-01TA , SURFACE MOUNT TYPE SLIDE SWITCHES
CHS-01TA1 , SURFACE MOUNT TYPE SLIDE SWITCHES
CHS-02TB , SURFACE MOUNT TYPE SLIDE SWITCHES
CHS-04MB , SURFACE MOUNT TYPE SLIDE SWITCHES
CD54HCT125F3A-CD54HCT125F3A.
High Speed CMOS Logic Quad Buffer, Three-State
CD54HC125, CD74HC125, CD54HCT125, CD74HCT125 SCHS143C High-Speed CMOS Logic November 1997 - Revised August 2003 Quad Buffer, Three-State Features Description • Three-State Outputs The ’HC125 and ’HCT125 contain 4 independent three-state buffers, each having its own output enable input, which when • Separate Output Enable Inputs [ /Title “HIGH” puts the output in the high impedance state. • Fanout (Over Temperature Range) (CD74 - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads Ordering Information HC125 - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads , o o C to 125 C TEMP. RANGE • Wide Operating Temperature Range . . . -55 o D74 C PART NUMBER ( C) PACKAGE • Balanced Propagation Delay and Transition Times HCT12 CD54HC125F3A -55 to 125 14 Ld CERDIP • Significant Power Reduction Compared to LSTTL 5) Logic ICs CD54HCT125F3A -55 to 125 14 Ld CERDIP /Sub- • HC Types ject CD74HC125E -55 to 125 14 Ld PDIP - 2V to 6V Operation = 30%, N = 30% of V - High Noise Immunity: N (High IL IH CC CD74HC125M -55 to 125 14 Ld SOIC at V = 5V CC Speed CD74HC125MT -55 to 125 14 Ld SOIC • HCT Types CMOS - 4.5V to 5.5V Operation CD74HC125M96 -55 to 125 14 Ld SOIC Logic - Direct LSTTL Input Logic Compatibility, Quad V = 0.8V (Max), V = 2V (Min) CD74HCT125E -55 to 125 14 Ld PDIP IL IH - CMOS Input Compatibility, I ≤ 1µA at V , V Buffer, l OL OH CD74HCT125M -55 to 125 14 Ld SOIC Three- CD74HCT125MT -55 to 125 14 Ld SOIC State) CD74HCT125M96 -55 to 125 14 Ld SOIC NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250. Pinout CD54HC125, CD54HCT125 (CERDIP) CD74HC125, CD74HCT125 (PDIP, SOIC) TOP VIEW 1OE 1 14 V CC 1A 2 13 4OE 1Y 3 12 4A 2OE 4 11 4Y 2A 5 10 3OE 2Y 6 9 3A GND 7 8 3Y CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, 1
