CD54HC688F3A. ,High Speed CMOS Logic 8-Bit Magnitude ComparatorCD54HC688, CD74HC688,CD54HCT688, CD74HCT688Data sheet acquired from Harris SemiconductorSCHS196CHig ..
CD54HC7266F3A ,High Speed CMOS LogicMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC73F ,High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with ResetMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC73F ,High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with ResetLogic Diagram14 (7)J12 (9)QJ3(10)K KCL1 (5)13 (8)CP nA QCLR2 (6)R2CD54HC73, CD74HC73, CD74HCT73Abso ..
CD54HC73F. ,High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with ResetMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC73F3A ,High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with ResetFeatures Description• Hysteresis on Clock Inputs for Improved Noise The ’HC73 and CD74HCT73 utilize ..
CHN202UPT , SWITCHING DIODE
CHN202UPT , SWITCHING DIODE
CHN222PT , SWITCHING DIODE
CHP0230-PM , 824 to 849 MHz 28.5 dBm, Cellular InGaP HBT Amplifier Module
CHPZ27VPT , SILICON PLANAR POWER ZENER DIODES
CHPZ6V2PT , SILICON PLANAR POWER ZENER DIODES
CD54HC688F3A-CD54HC688F3A.
High Speed CMOS Logic 8-Bit Magnitude Comparator
CD54HC688, CD74HC688, CD54HCT688, CD74HCT688 SCHS196C High-Speed CMOS Logic September 1997 - Revised August 2003 8-Bit Magnitude Comparator Features Description • Cascadable The ’HC688 and ’HCT688 are 8-bit magnitude comparators designed for use in computer and logic applications that • Fanout (Over Temperature Range) [ /Title require the comparison of two 8-bit binary words. When the (CD74 compared words are equal the output (Y) is low and can be - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads used as the enabling input for the next device in a cascaded HC688 - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads application. , o o • Wide Operating Temperature Range . . . -55 C to 125 C D74 C Ordering Information • Balanced Propagation Delay and Transition Times HCT68 o • Significant Power Reduction Compared to LSTTL PART NUMBER TEMP. RANGE ( C) PACKAGE 8) Logic ICs /Sub- CD54HC688F3A -55 to 125 20 Ld CERDIP • HC Types ject CD54HCT688F3A -55 to 125 20 Ld CERDIP - 2V to 6V Operation (High - High Noise Immunity: N = 30%, N = 30%of V at CD74HC688E -55 to 125 20 Ld PDIP IL IH CC Speed V = 5V CC CD74HC688M -55 to 125 20 Ld SOIC CMOS • HCT Types CD74HC688M96 -55 to 125 20 Ld SOIC - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, CD74HC688NSR -55 to 125 20 Ld SOP V = 0.8V (Max), V = 2V (Min) IL IH CD74HC688PWR -55 to 125 20 Ld TSSOP - CMOS Input Compatibility, I ≤ 1μA at V , V l OL OH CD74HC688PWT -55 to 125 20 Ld TSSOP CD74HCT688E -55 to 125 20 Ld PDIP CD74HCT688M -55 to 125 20 Ld SOIC CD74HCT688M96 -55 to 125 20 Ld SOIC NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250. Pinout CD54HC688, CD54HCT688 (CERDIP) CD74HC688 (PDIP, SOIC, SOP, TSSOP) CD74HCT688 (PDIP, SOIC) TOP VIEW E 1 20 V CC A0 2 19 Y B0 3 18 B7 A1 A7 4 17 B1 5 16 B6 A2 6 15 A6 B2 14 B5 7 A3 8 13 A5 B3 9 12 B4 GND 10 11 A4 CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, 1
