CD54HC564F3A ,High Speed CMOS Logic Octal D-Type Positive-Edge Triggered Inverting Flip-Flops with 3-State OutputsMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC573F ,High Speed CMOS Logic Octal Transparent Latch with 3-State Outputmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CD54HC573F3A ,High Speed CMOS Logic Octal Transparent Latch with 3-State Outputmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CD54HC573F3A ,High Speed CMOS Logic Octal Transparent Latch with 3-State Output CD54HC573, CD74HC573 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS454A – FEBRUARY 2001 ..
CD54HC573F3A ,High Speed CMOS Logic Octal Transparent Latch with 3-State Output CD54HC573, CD74HC573 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS454A – FEBRUARY 2001 ..
CD54HC574F ,High Speed CMOS Logic Octal Positive-Edge Triggered D-Type Flip-Flops with 3-State OutputsFeatures Description• Buffered Inputs The ’HC374, ’HCT374, ’HC574, and ’HCT574 are octal D-typeflip ..
CHL8318 ,8 phase VR11.1 multiphase PWM controller for high efficiency solutionsfeatures. The CHL8318 can be configured to optimize capacitors MOSFET gate drive versus load curren ..
CHL8318-20 ,8 phase VR11.1 low temperature multiphase PWM controller for high efficiency solutionsfeatures such as variable MOSFET gate drive versus load, Enables Thermal Phase Balancing programm ..
CHL8318CRT ,8 phase VR11.1 multiphase PWM controller for high efficiency solutionsApplications Figure 1. CHL8318 56 Pin QFN Package Trademarks and registered trademarks are the pro ..
CHL8325A ,Dual Loop, 4+1 multiphase VR12/AMD PWM controller for high efficiency, highly accurate VR solutionsAPPLICATIONS Intel ® VR12 & AMD® SVI based systems DDR Memory with Vtt tracking Overclocked ..
CHL8326 ,Dual Loop, 5+1 multiphase VR12/AMD PWM controller for high efficiency, highly accurate VR solutionsFeatures including Variable efficiency at minimum cost across the entire load range. Gate Drive an ..
CHL8328 ,Dual Loop, 7+1 multiphase VR12/AMD PWM controller for high efficiency, highly accurate VR solutionsBLOCK DIAGRAM V18A VCCRCSP_L2VID_2RSCM_L21.8VLDOAFE_2VSEN_L2VRTN_L2ITOT_2Vout1_ErrorVoltagePWM1ADCR ..
CD54HC564F3A
High Speed CMOS Logic Octal D-Type Positive-Edge Triggered Inverting Flip-Flops with 3-State Outputs
CD54/74HC534, CD54/74HCT534, CD54/74HC564, CD54/74HCT564 SCHS188C High-Speed CMOS Logic Octal D-Type Flip-Flop, January 1998 - Revised April 2004 Three-State Inverting Positive-Edge Triggered Features Description • Buffered Inputs The ’HC534, ’HCT534, ’HC564, and ’HCT564 are high speed Octal D-Type Flip-Flops manufactured with silicon gate CMOS • Common Three-State Output-Enable Control [ /Title technology. They possess the low power consumption of stan- (CD74 dard CMOS integrated circuits, as well as the ability to drive • Three-State Outputs 15 LSTTL loads. Due to the large output drive capability and HC534 • Bus Line Driving Capability the three-state feature, these devices are ideally suited for , interfacing with bus lines in a bus organized system. The two = 5V, • Typical Propagation Delay = 13ns at V CC D74 C o types are functionally identical and differ only in their pinout C = 15pF, T = 25 C (Clock to Output) L A arrangements. HCT53 • Fanout (Over Temperature Range) 4, The ’HC534, ’HCT534, ’HC564, and ’HCT564 are positive - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads edge triggered flip-flops. Data at the D inputs, meeting the CD74 - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads setup and hold time requirements, are inverted and trans- HC564 o o ferred to the Q outputs on the positive going transition of the • Wide Operating Temperature Range . . . -55 C to 125 C , CLOCK input. When a high logic level is applied to the OUT- • Balanced Propagation Delay and Transition Times PUT ENABLE input, all outputs go to a high impedance state, D74 C regardless of what signals are present at the other inputs and HCT56 • Significant Power Reduction Compared to LSTTL the state of the storage elements. Logic ICs The HCT logic family is speed, function, and pin compatible • HC Types with the standard LS logic family. - 2V to 6V Operation Ordering Information - High Noise Immunity: N = 30%, N = 30% of V IL IH CC at V = 5V TEMP. RANGE CC o PART NUMBER ( C) PACKAGE • HCT Types CD54HC534F3A -55 to 125 20 Ld CERDIP - 4.5V to 5.5V Operation CD54HC564F3A -55 to 125 20 Ld CERDIP - Direct LSTTL Input Logic Compatibility, V = 0.8V (Max), V = 2V (Min) CD54HCT534F3A -55 to 125 20 Ld CERDIP IL IH - CMOS Input Compatibility, I ≤ 1µA at V , V CD54HCT564F3A -55 to 125 20 Ld CERDIP l OL OH CD74HC534E -55 to 125 20 Ld PDIP CD74HC564E -55 to 125 20 Ld PDIP CD74HC564M -55 to 125 20 Ld SOIC CD74HC564M96 -55 to 125 20 Ld SOIC CD74HCT534E -55 to 125 20 Ld PDIP CD74HCT564E -55 to 125 20 Ld PDIP CD74HCT564M -55 to 125 20 Ld SOIC CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2004, 1
