CD54HC4015F3A ,High Speed CMOS Logic Dual 4-Stage Static Shift RegisterMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC4017F3A ,High Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CD54HC4017F3A ,High Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputsmaximum ratings over operating free-air temperature (unless otherwise noted)Supply voltage range, V ..
CD54HC4020F ,High Speed CMOS Logic 14-Stage Binary CounterFeatures Description• Fully Static Operation The ’HC4020 and ’HCT4020 are 14-stage ripple-carrybina ..
CD54HC4020F ,High Speed CMOS Logic 14-Stage Binary CounterLogic Diagram310CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP Q CP QCPI Q’ 2 3 4 5 ..
CD54HC4020F ,High Speed CMOS Logic 14-Stage Binary CounterMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CHDTA114YUPT , PNP Digital Silicon Transistor
CHDTA144EUPT , PNP Digital Silicon Transistor
CHDTC144EEPT , NPN Digital Silicon Transistor
CHF2010CNP500LX , Series 10 W Power RF Chip Termination/Resistor
CHL8102-00CRT ,Dual Loop, 2+1 multiphase PWM high density DDR VR solutions with VR12 SVIDfeatures proprietary non-linear digital PWM algorithms, minimizes I2C security enable pin (CHL81 ..
CHL8112A ,Dual Loop, 4+1 multiphase AMD PWM controller for high efficiency, highly accurate VR solutionsAPPLICATIONS CHiL’s unique Adaptive Transient Algorithm (ATA), based AMD® SVI based systems on pro ..
CD54HC4015F3A
High Speed CMOS Logic Dual 4-Stage Static Shift Register
CD54HC4015, CD74HC4015 SCHS198C High Speed CMOS Logic November 1997 - Revised May 2003 Dual 4-Stage Static Shift Register Features Description • Maximum Frequency, Typically 60MHz The ’HC4015 consists of two identical, independent, 4-stage o C = 15pF, V = 5V, T = 25 C serial-input/parallel-output registers. Each register has L CC A [ /Title independent Clock (CP) and Reset (MR) inputs as well as a • Positive-Edge Clocking single serial Data input. “Q” outputs are available from each (CD74 of the four stages on both registers. All register stages are D- • Overriding Reset HC401 type, master-slave flip-flops. The logic level present at the 5) • Buffered Inputs and Outputs Data input is transferred into the first register stage and /Sub- shifted over one stage at each positive- going clock • Fanout (Over Temperature Range) transition. Resetting of all stages is accomplished by a high ject - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads level on the reset line. (High - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads The device can drive up to 10 low power Schottky equivalent Speed o o C to 125 C • Wide Operating Temperature Range . . . -55 loads. The ’HC4015 is an enhanced version of equivalent CMOS CMOS types. • Balanced Propagation Delay and Transition Times Logic Dual • Significant Power Reduction Compared to LSTTL Ordering Information Logic ICs 4- o PART NUMBER TEMP. RANGE ( C) PACKAGE • HC Types - 2V to 6V Operation CD54HC4015F3A -55 to 125 16 Ld CERDIP - High Noise Immunity: N = 30%, N = 30% of V IL IH CC CD74HC4015E -55 to 125 16 Ld PDIP at V = 5V CC CD74HC4015M -55 to 125 16 Ld SOIC Pinout CD54HC4015 (CERDIP) CD74HC4015 (PDIP, SOIC) TOP VIEW 2CP 1 16 V CC 2Q 2 15 2D 3 1Q 3 14 2MR 2 1Q 4 13 2Q 1 0 1Q 5 12 2Q 0 1 1MR 6 11 2Q 2 1D 7 10 1Q 3 GND 8 9 1CP CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, 1
