CD54HC377F3A ,High Speed CMOS Logic Octal D-Type Flip-Flops with Data EnableMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC393F3A ,High Speed CMOS Logic Dual 4-Stage Binary CounterMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC40103F3A ,High Speed CMOS Logic 8-Stage Synchronous Down CountersFeatures Description• Synchronous or Asynchronous Preset The ’HC40103 and CD74HCT40103 are manufact ..
CD54HC40105F3A ,High Speed CMOS Logic 4-Bit by 16-Word FIFO RegisterFeatures Description• Independent Asynchronous Inputs and Outputs The ’HC40105 and ’HCT40105 are hi ..
CD54HC4015F3A ,High Speed CMOS Logic Dual 4-Stage Static Shift RegisterMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD54HC4017F3A ,High Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CHBD3004SPT , SWITCHING DIODE
CHDTA114YUPT , PNP Digital Silicon Transistor
CHDTA144EUPT , PNP Digital Silicon Transistor
CHDTC144EEPT , NPN Digital Silicon Transistor
CHF2010CNP500LX , Series 10 W Power RF Chip Termination/Resistor
CHL8102-00CRT ,Dual Loop, 2+1 multiphase PWM high density DDR VR solutions with VR12 SVIDfeatures proprietary non-linear digital PWM algorithms, minimizes I2C security enable pin (CHL81 ..
CD54HC377F3A
High Speed CMOS Logic Octal D-Type Flip-Flops with Data Enable
CD54HC377, CD74HC377, CD54HCT377, CD74HCT377 SCHS184C High-Speed CMOS Logic September 1997 - Revised February 2004 Octal D-Type Flip-Flop With Data Enable Features Description • Buffered Common Clock The ’HC377 and ’HCT377 are octal D-type flip-flops with a buffered clock (CP) common to all eight flip-flops. All the flip- • Buffered Inputs [ /Title flops are loaded simultaneously on the positive edge of the (CD74 clock (CP) when the Data Enable (E) is Low. = 15pF, • Typical Propagation Delay at C L o V = 5V, T = 25 C HC377 CC A Ordering Information , - 14 ns (HC Types D74 - 16 ns (HCT Types) C TEMP. RANGE o PART NUMBER ( C) PACKAGE HCT37 • Fanout (Over Temperature Range) 7) CD54HC377F3A -55 to 125 20 Ld CERDIP - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads /Sub- - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads CD54HCT377F3A -55 to 125 20 Ld CERDIP ject o o • Wide Operating Temperature Range . . . -55 C to 125 C CD74HC377E -55 to 125 20 Ld PDIP (High • Balanced Propagation Delay and Transition Times Speed CD74HC377M -55 to 125 20 Ld SOIC CMOS • Significant Power Reduction Compared to LSTTL CD74HC377M96 -55 to 125 20 Ld SOIC Logic ICs Logic CD74HC377PW -55 to 125 20 Ld TSSOP Octal • HC Types - 2V to 6V Operation CD74HC377PWR -55 to 125 20 Ld TSSOP D- - High Noise Immunity: N = 30%, N = 30%of V at Type IL IH CC CD74HCT377E -55 to 125 20 Ld PDIP V = 5V CC Flip- CD74HCT377M -55 to 125 20 Ld SOIC • HCT Types - 4.5V to 5.5V Operation CD74HCT377M96 -55 to 125 20 Ld SOIC - Direct LSTTL Input Logic Compatibility, NOTE: When ordering, use the entire part number. The suffixes V = 0.8V (Max), V = 2V (Min) IL IH 96 and R denote tape and reel. - CMOS Input Compatibility, I ≤ 1µA at V , V l OL OH Pinout CD54HC377, CD54HCT377 (CERDIP) CD74HC377 (PDIP, SOIC, TSSOP) CD74HCT377 (PDIP, SOIC) TOP VIEW E 1 20 V CC Q 2 19 Q 0 7 D 3 18 D 0 7 D D 4 17 1 6 Q 5 16 Q 1 6 Q 6 15 Q 2 5 D 14 D 7 2 5 D 8 13 D 3 4 Q 9 12 Q 3 4 GND 10 11 CP CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2004, 1
