CD4503BCMX , Hex Non-Inverting 3-STATE Bufferapplications. Two Symmetrical turn on/turn off delaysseparate disable inputs are provided. Buffers ..
CD4503BCN ,Hex Non-Inverting 3-STATE BufferElectrical Characteristics” provide con-Small Outline 500 mWditions for actual device operation.Lea ..
CD4503BE ,CMOS Hex Non-Inverting Buffer with 3-State OutputsMAXIMUM RATINGS, Absolyttr-Morhumt mm.-DC SUPPLY-VOLTAGE RANGE, (v.35)Voltages refamnood to V35 Ter ..
CD4503BF ,CMOS Hex Non-Inverting Buffer with 3-State OutputsMAXIMUM RATINGS, Absolyttr-Morhumt mm.-DC SUPPLY-VOLTAGE RANGE, (v.35)Voltages refamnood to V35 Ter ..
CD4503BF ,CMOS Hex Non-Inverting Buffer with 3-State OutputsELECTRICAL CHARACTERISTICSCHARAC.TERISTICI "m.01 $3' s:+d_ g .,.‘ "II_.loIo‘NHigh(Source)Current,«L ..
CD4503BF ,CMOS Hex Non-Inverting Buffer with 3-State OutputsLogic diagram of 1 to 6 identical buffers.
CGA-6618 , Dual CATV 1 MHz to 1000 MHz High Linearity GaAs HBT Amplifier
CGD914 ,860 MHz, 20 dB gain power doubler amplifier
CGD914 ,860 MHz, 20 dB gain power doubler amplifier
CGD942C ,870 MHz, 23 dB gain power doubler amplifierGeneral descriptionHybrid amplifier module in a SOT115J package, operating at a supply voltage of 2 ..
CGD942C ,870 MHz, 23 dB gain power doubler amplifierApplications CATV systems operating in the 40 MHz to 870 MHz frequency range1.4 Quick reference da ..
CGP15 ,Miniature Clamper/Damper Glass Passivated Rectifier, Forward Current 1.5A, Reverse Voltage 1400 to 1500V03-Jan-03 1Patented*CGP15 and DGP15Vishay Semiconductorsformerly General SemiconductorRatings and C ..
CD4503BCMX
Hex Non-Inverting 3-STATE Buffer
CD4503BC Hex Non-Inverting 3-STATE Buffer October 1987 Revised January 1999 CD4503BC Hex Non-Inverting 3-STATE Buffer General Description Features The CD4503BC is a hex non-inverting 3-STATE buffer with � Wide supply voltage range: 3.0 V to 18 V DC DC high output current sink and source capability. 3-STATE � 3-STATE outputs outputs make it useful in bus-oriented applications. Two � Symmetrical turn on/turn off delays separate disable inputs are provided. Buffers 1 through 4 � Symmetrical output rise and fall times are controlled by the disable 4 input. Buffers 5 and 6 are controlled by the disable 2 input. A high level on either dis- � Pin-for-pin replacement for MM80C97 and MC14503 able input will cause those gates on its control line to go into a high impedance state. Ordering Code: Order Number Package Number Package Description CD4503BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body CD4503BCSJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide CD4503BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Connection Diagram Schematic Diagram Pin Assignments for DIP, SOIC and SOP Truth Table In Disable Out Input 0 00 10 1 X1 3-STATE Top View X = Don't Care © 1999 DS005989.prf
