CD4069UBSJ , Inverter CircuitsElectrical Characteristics (Note 3)- 40°C +25°C +85°CSymbol Parameter Conditions UnitsMin Max Min T ..
CD4070 ,Quad 2-Input EXCLUSIVE-OR GateElectrical Characteristics (Note 3)- 40°C +25°C +85°CSymbol Parameter Conditions UnitsMin Max Min ..
CD4070 ,Quad 2-Input EXCLUSIVE-OR GateFeatureslow power consumption, and high noise margin, theCD4070BC provide basic functions used in t ..
CD4070BCM ,Quad 2-Input Exclusive-OR GateCD4070BC Quad 2-Input EXCLUSIVE-OR GateOctober 1987Revised April 2002CD4070BCQuad 2-Input EXCLUSIVE ..
CD4070BCM ,Quad 2-Input Exclusive-OR GateElectrical Characteristics” providesSmall Outline 500 mWconditions for actual device operation.Lead ..
CD4070BCN ,Quad 2-Input Exclusive-OR GateElectrical Characteristics’’ provides conditions for actual deviceoperation.eNote 2: V 0V unless ot ..
CF745 , EPROM/ROM-Based 8-Bit CMOS Microcontroller Series
CFH 400 , Low-Noise, High-Linearity Packaged pHEMT FET
CFH120-08 ,Preliminary DatasheetCharacteristics Symbol Max. Value UnitDrain-source voltage V 3.0 VDSDrain-gate voltage V 4.0 VDGGat ..
CFH120-08 ,Preliminary DatasheetGaAs HEMT CFH120___________________________________________________________________________________ ..
CFH120-08 ,Preliminary DatasheetFeatures· low noise pseudomorphic HEMTwith high associated gain· low cost plastic package· for low ..
CFH800 , Typical Common Source S - Parameters
CD4069UBSJ
Inverter Circuits
CD4069UBC Inverter Circuits October 1987 Revised January 1999 CD4069UBC Inverter Circuits All inputs are protected from damage due to static dis- General Description charge by diode clamps to V and V . DD SS The CD4069UB consists of six inverter circuits and is man- ufactured using complementary MOS (CMOS) to achieve Features wide power supply operating range, low power consump- tion, high noise immunity, and symmetric controlled rise � Wide supply voltage range: 3.0V to 15V and fall times. � High noise immunity: 0.45 V typ. DD This device is intended for all general purpose inverter � Low power TTL compatibility: Fan out of 2 driving 74L applications where the special characteristics of the or 1 driving 74LS MM74C901, MM74C907, and CD4049A Hex Inverter/Buff- � Equivalent to MM74C04 ers are not required. In those applications requiring larger noise immunity the MM74C14 or MM74C914 Hex Schmitt Trigger is suggested. Ordering Code: Order Number Package Number Package Description CD4069UBCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body CD4069UBCSJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide CD4069UBCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Device also available in Tape and Reel. Specify by appending suffix “X” to the ordering code. Connection Diagram Schematic Diagram Pin Assignments for SOIC and DIP © 1999 DS005975.prf