CD4044 ,Quad 3-STATE NOR R/S Latches . Quad 3-STATE NAND R/S LatchesApplicationsture allows common bussing of the outputs.• Multiple bus storage• Strobed register• Fou ..
CD4044BCN ,Quad 3-STATE NAND R/S LatchesCD4043BC • CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S LatchesOctober 1987Revised ..
CD4044BE ,CMOS Quad NAND R/S Latch with 3-State OutputsMAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE, NDD)Voltages referenced to VSS Te ..
CD4044BF ,CMOS Quad NAND R/S Latch with 3-State OutputsMAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE, NDD)Voltages referenced to VSS Te ..
CD4044BF3A ,CMOS Quad NAND R/S Latch with 3-State OutputsLogic diagrams. ' NO CHANGE ' No CHANGEA DOMINATED Br s=I INPUT a A DOMINATED BY n=o INPUTCOMB CW4B ..
CD4044BM ,Quad TRI-STATE NOR/NAND R/S LatchesCMOS Quad 3-StateR/S LatchesHigh-Voltage Types (20-Volt Rating)Quad NOR R/S Latch - CD4043BQuad NAN ..
CEM11C2 ,Excel Technology - Dual Enhancement Mode Field Effect Transistor (N and P Channel)
CEM11M2 ,Excel Technology - Dual N-Channel Enhancement Mode Field Effect Transistor
CEM2401 ,Excel Technology - P-Channel Enhancement Mode Field Effect Transistor
CEM2401 ,Excel Technology - P-Channel Enhancement Mode Field Effect Transistor
CEM2539 ,Excel Technology - Dual Enhancement Mode Field Effect Transistor (N and P Channel)
CEM3120 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CD4043-CD4044
Quad 3-STATE NOR R/S Latches . Quad 3-STATE NAND R/S Latches
CD4043BC • CD4044BC Quad 3-STATE NOR R/S Latches • Quad 3-STATE NAND R/S Latches October 1987 Revised January 1999 CD4043BC • CD4044BC Quad 3-STATE NOR R/S Latches • Quad 3-STATE NAND R/S Latches General Description Features The CD4043BC are quad cross-couple 3-STATE CMOS � Wide supply voltage range: 3V to 15V NOR latches, and the CD4044BC are quad cross-couple 3- � Low power: 100 nW (typ.) STATE CMOS NAND latches. Each latch has a separate Q � High noise immunity: 0.45 V (typ.) DD output and individual SET and RESET inputs. There is a � Separate SET and RESET inputs for each latch common 3-STATE ENABLE input for all four latches. A logic “1” on the ENABLE input connects the latch states to � NOR and NAND configuration the Q outputs. A logic “0” on the ENABLE input discon- � 3-STATE output with common output enable nects the latch states from the Q outputs resulting in an open circuit condition on the Q output. The 3-STATE fea- Applications ture allows common bussing of the outputs. • Multiple bus storage • Strobed register • Four bits of independent storage with output enable • General digital logic Ordering Code: Order Number Package Number Package Description CD4043BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body CD4043BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide CD4044BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body CD4044BCSJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide CD4044BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for DIP, SOIC and SOP Pin Assignments for DIP and SOIC CD4043BC CD4044BC Top View Top View © 1999 DS005967.prf
