CD4028BCM ,BCD-to-Decimal DecoderElectrical Characteristics” providesSmall Outline 500 mWconditions for actual device operation.Lead ..
CD4028BCN ,BCD-to-Decimal DecoderFeaturesYWide supply voltage range 3.0V to 15VThe CD4028BM/CD4028BC is a BCD-to-decimal or binary-Y ..
CD4028BE ,CMOS BCD-to-Decimal or Binary-to-Octal Decoders/DriversFeatures:I BCD-to-decimal decoding or binary-ttrot) decoding m: 35:”I High decoded output drive cap ..
CD4028BF ,CMOS BCD-to-Decimal or Binary-to-Octal Decoders/DriversFeatures:I BCD-to-decimal decoding or binary-ttrot) decoding m: 35:”I High decoded output drive cap ..
CD4028BF3A ,CMOS BCD-to-Decimal or Binary-to-Octal Decoders/DriversFeatures:I BCD-to-decimal decoding or binary-ttrot) decoding m: 35:”I High decoded output drive cap ..
CD4028BM ,BCD-to-Decimal DecoderFeatures:I BCD-to-decimal decoding or binary-ttrot) decoding m: 35:”I High decoded output drive cap ..
CEF02N6A ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEF04N6 ,Excel Technology - N-Channel Logic Level Enhancement Mode Field Effect Transistor
CEF09N6 ,Excel Technology - N-Channel Logic Level Enhancement Mode Field Effect Transistor
CEF1165 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEF13N5 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEFA101-G , SMD Efficient Fast Recovery Rectifiers
CD4028BCM
BCD-to-Decimal Decoder
CD4028BC BCD-to-Decimal Decoder October 1987 Revised March 2002 CD4028BC BCD-to-Decimal Decoder General Description Features The CD4028BC is a BCD-to-decimal or binary-to-octalWide supply voltage range: 3.0V to 15V decoder consisting of 4 inputs, decoding logic gates, andHigh noise immunity: 0.45 V (typ.) DD 10 output buffers. A BCD code applied to the 4 inputs, A, B, Low power TTL compatibility: fan out of 2 driving 74L C, and D, results in a high level at the selected 1-of-10 dec- or 1 driving 74LS imal decoded outputs. Similarly, a 3-bit binary code applied Low power to inputs A, B, and C is decoded in octal at outputs 0–7. A high level signal at the D input inhibits octal decoding andGlitch free outputs causes outputs 0–7 to go LOW. “Positive logic” on inputs and outputs All inputs are protected against static discharge damage by diode clamps to V and V . DD SS Applications Code conversion Address decoding Indicator-tube decoder Ordering Code: Order Number Package Number Package Description CD4028BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow CD4028BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Top View © 2002 DS005959
