CD4022BM ,Divide-by-8 Counter/Divide with 8 Decoded OutputsApplicationsCD4022BM/CD4022BC permits medium speed operationand assures a hazard free counting sequ ..
CD4022BNSR ,CMOS Octal Counter with 8 Decoded OutputsFeatures:I Fully static operationI Medium-speed operation . . .10 MHz kyp.) at V00 "10 VI Standardi ..
CD4023 ,Buffered Triple 3-Input NAND GateCD4011BMS, CD4012BMSCD4023BMSCMOS NAND GatesNovember 1994
CD4023BCJ ,Buffered Triple 3-Input NAND/NOR GateFeaturesYWide supply voltage range 3.0V to 15VThese triple gates are monolithic complementary MOSY( ..
CD4023BCM ,Buffered Triple 3-Input NAND GateElectrical Characteristics” providesconditions for actual device operation.Note 3: V = 0V unless ot ..
CD4023BCM ,Buffered Triple 3-Input NAND GateBlock Diagram1/ Device Shown3*All Inputs Protected by Standard CMOS Input Protection Circuit.Top Vi ..
CEA3055L ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB4060A ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB603ALS2 ,Excel Technology - N-Channel Logic Level Enhancement Mode Field Effect Transistor
CEB6060R ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB63A3 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB63A3 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CD4022BM
Decode Counter/Divider with 10 Decoded Outputs
TL/F/5950
CD4017BM/CD4017BC
Decade
Counter/Divider
with
Decoded
Outputs
CD4022BM/CD4022BC
Divide-by-8
Counter/Divider
with
Decoded
Outputs
March 1988
CD4017BM/CD4017BC Decade Counter/Divider
with 10 Decoded Outputs
CD4022BM/CD4022BC Divide-by-8 Counter/Divider
with8 Decoded Outputs
General Description
The CD4017BM/CD4017BCisa 5-stage divide-by-10 John-
son counter with10 decoded outputsanda carryoutbit.
The CD4022BM/CD4022BCisa 4-stage divide-by-8 John-
son counter with8 decoded outputsanda carry-outbit.
These countersare clearedto their zero countbya logical
‘‘1’’on their reset line. These countersare advancedonthe
positive edgeofthe clock signal whenthe clock enablesig-
nalisinthe logical‘‘0’’ state.
The configurationof the CD4017BM/CD4017BC and
CD4022BM/CD4022BC permits medium speed operation
and assuresa hazard free counting sequence. The 10/8
decoded outputsare normallyin thelogical‘‘0’’ stateandgothe logical ‘‘1’’ state onlyat their respective time slot.
Each decoded output remains highfor1full clock cycle.
The carry-out signal completesafull cyclefor every 10/8
clockinput cyclesandis usedasa ripple carry signaltoany
succeeding stages.
Features Wide supply voltage range 3.0Vto 15V High noise immunity 0.45 VDD (typ.) Low power Fanoutof2 driving 74L
TTL compatibility or 1driving74LS Medium speed operation 5.0 MHz (typ.)
with10V VDD Low power 10mW (typ.) Fully static operation
Applications Automotive Instrumentation Medical electronics Alarm systems Industrial electronics Remote metering
Connection Diagrams
CD4017B
Dual-In-Line Package
TL/F/5950–1
Top View
CD4022B
Dual-In-Line Package
TL/F/5950–2
TopView
Order Number CD4017BorCD4022B
C1995National SemiconductorCorporation RRD-B30M105/PrintedinU.S.A.
