CD40175BCM ,Hex D-Type Flip-Flop · Quad D-Type Flip-FlopFeaturesThe CD40174BC consists of six positive-edge triggered D- Wide supply voltage range: 3V to ..
CD40175BCN ,Hex D-Type Flip-Flop Quad D-Type Flip-FlopFeaturesThe CD40174BC consists of six positive-edge triggered D- Wide supply voltage range: 3V to ..
CD40175BE ,CMOS Quad D-Type Flip-FlopLogic diagram (1 of 4 thr-flops).3-427CD40 1 75B TypesSTATIC
CD40175BF3A ,CMOS Quad D-Type Flip-FlopV c0401 TSIB TypesCMOS Quad 'D'-Tytre Inrrti!il9ft, ,High- Voltage Types (20-Voit Rating)
CD40175BMS ,CMOS Quad D Type Flip-FlopFeatures Pinout• High Voltage Type (20V Rating) CD40175BMSTOP VIEW• Output Compatible with Two HTL ..
CD40175BNSR ,CMOS Quad D-Type Flip-FlopV c0401 TSIB TypesCMOS Quad 'D'-Tytre Inrrti!il9ft, ,High- Voltage Types (20-Voit Rating)
CEA3055L ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB4060A ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB603ALS2 ,Excel Technology - N-Channel Logic Level Enhancement Mode Field Effect Transistor
CEB6060R ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB63A3 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CEB63A3 ,Excel Technology - N-Channel Enhancement Mode Field Effect Transistor
CD40175BCM
Hex D-Type Flip-Flop · Quad D-Type Flip-Flop
CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop October 1987 Revised July 1999 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered D- � Wide supply voltage range: 3V to 15V type flip-flops; the true outputs from each flip-flop are exter- � High noise immunity: 0.45 V (typ.) DD nally available. The CD40175BC consists of four positive- � Low power TTL compatibility: edge triggered D-type flip-flops; both the true and comple- fan out of 2 driving 74L or 1 driving 74 LS ment outputs from each flip-flop are externally available. � Equivalent to MC14174B, MC14175B All flip-flops are controlled by a common clock and a com- mon clear. Information at the D inputs meeting the set-up � Equivalent to MM74C174, MM74C175 time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing opera- tion, enabled by a negative pulse at Clear input, clears all Q outputs to logical “0” and Q s (CD40175BC only) to logi- cal “1”. All inputs are protected from static discharge by diode clamps to V and V . DD SS Ordering Code: Order Number Package Number Package Description CD40174BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body CD40174BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide CD40175BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body CD40175BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for DIP and SOIC CD40174B CD40175B Top View Top View © 1999 DS005987
