CBT3125PW ,Quadruple FET bus switchINTEGRATED CIRCUITSCBT3125Quadruple FET bus switchProduct data 2001 Dec 12File under Integrated Cir ..
CBT3126 ,Quadruple FET bus switchPIN CONFIGURATIONThe CBT3126 quadruple FET bus switch
CBT3126D ,Quad FET bus switchfeatures independent lineswitches. Each switch is disabled when the associated Output1OE 1 14 VCCEn ..
CBT3126DB ,CBT3126; Quadruple FET bus switchLOGIC DIAGRAM FUNCTION TABLE (each bus switch)INPUTFUNCTION2 3OE1A 1BL disconnect11OEH A = B5 62A 2 ..
CBT3126DS ,CBT3126; Quadruple FET bus switchFeaturesn Standard ’126-type pinoutn Multiple package optionsn 5 Ω switch connection between two po ..
CBT3126PW ,Quad FET bus switchLogic diagram5. Pinning information5.1 PinningCBT31261OE 1 14 VCC CBT3126CBT31261A 2 13 4OEn.c. 1 1 ..
CDCU877ARHAR ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications 40-VQFN -40 to 85FEATURES • Low Static Phase Offset: ±50 ps• 1.8-V Phase Lock Loop Clock Driver for • Distributes On ..
CDCU877ARHARG4 ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications 40-VQFN -40 to 85SCAS688D–JUNE 2005–REVISED JULY 2007These devices have limited built-in ESD protection. The leads s ..
CDCU877AZQLT ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM ApplicationsSCAS688D–JUNE 2005–REVISED JULY 2007TERMINAL FUNCTIONSTERMINALI/O DESCRIPTIONNAME GQL/ZQL RHA/RTBAG ..
CDCU877AZQLT ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM Applications.Please be aware that an important notice concerning availability, standard warranty, and use in cr ..
CDCU877GQLR ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM ApplicationsSCAS688D–JUNE 2005–REVISED JULY 2007Figure 1.
CDCU877GQLT ,1.8V Phase-Lock Loop Clock Driver for DDR2 SDRAM ApplicationsFEATURES • Low Static Phase Offset: ±50 ps• 1.8-V Phase Lock Loop Clock Driver for • Distributes On ..
CBT3125D-CBT3125PW
Quadruple FET bus switch
Product data
File under Integrated Circuits — ICL03
2001 Dec 12
Philips Semiconductors Product data
CBT3125Quadruple FET bus switch
DESCRIPTIONThe CBT3125 quadruple FET bus switch features independent line
switches. Each switch is disabled when the associated Output
Enable (OE) input is HIGH.
FEATURES Standard ’125-type pinout (D, DB, and PW packages) 5 Ω switch connection between two ports TTL-compatible input levels Latch-up testing is done to JESDEC Standard JESD78 which
exceeds 500 mA ESD protection exceeds 2000 V HBM per JESD22-A114,
200 V MM per JESD22-A115, and 1000 V CDM per
JESD22-C101
PIN CONFIGURATION
Figure 1. SO14, SSOP14, and TSSOP14NC = no internal connection
Figure 2. SSOP(QSOP)16
ORDERING INFORMATIONStandard packing quantities and other packaging data is available at www.philipslogic.com/packaging.
Philips Semiconductors Product data
CBT3125Quadruple FET bus switch
LOGIC DIAGRAMPin numbers shown are for 14-pin package-types.
Figure 3. CBT3125 logic diagram (positive logic)
FUNCTION TABLE (each bus switch)
ABSOLUTE MAXIMUM RATINGS1Over operating free-air temperature range, unless otherwise noted.
NOTES: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions”
is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7.
RECOMMENDED OPERATING CONDITIONS1
NOTE: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation.
Philips Semiconductors Product data
CBT3125Quadruple FET bus switch
DC ELECTRICAL CHARACTERISTICSOver recommended operating free-air temperature range, unless otherwise noted.
NOTES: All typical values are at VCC = 5 V, unless otherwise noted. Tamb = 25 °C. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND. Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is
determined by the lower of the voltages of the two (A or B) terminals.
AC CHARACTERISTICSTamb = –40 to +85 °C; CL = 50 pF, unless otherwise noted.
NOTE: This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state
resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).
Philips Semiconductors Product data
CBT3125Quadruple FET bus switch
AC WAVEFORMSVM = 1.5 V, VIN = GND to 3.0V
tPLH and tPHL are the same as tpd.
Waveform 1. Input to Output Propagation DelaystPLZ and tPHZ are the same as tdis.
tPZL and tPZH are the same as ten.
Waveform 2. Output Enable and Disable Times
TEST CIRCUITtPLZ and tPHZ are the same as tdis.
tPZL and tPZH are the same as ten.
NOTES: All input pulses are supplied by generators having the following
characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns,
tf ≤ 2.5 ns. The outputs are measured one at a time with one transition per
measurement.
Philips Semiconductors Product data
CBT3125Quadruple FET bus switch
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
