CAT64LC40 ,SPI Bus Serial EEPROM (Mitsubishi Compatible), 4Kb2CAT64LC40Table 4. D.C. OPERATING CHARACTERISTICS (V = +2.5 V to +6.0 V, unless otherwise specified ..
CAT64LC40J-TE13 , 1K/2K/4K-Bit SPI Serial E2PROM
CAT64LC40W-TE13 , 1K/2K/4K-Bit SPI Serial EEPROM
CAT660EVA , 100 mA CMOS Charge Pump Inverter/Doubler
CAT706RVI-GT3 , uP Supervisory Circuits
CAT706RVI-GT3 , uP Supervisory Circuits
CD74HC573E ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
CD74HC573M ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs CD54HC573, CD74HC573 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS454A – FEBRUARY 2001 ..
CD74HC573M ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputslogic diagram (positive logic)1OE11LEC1191Q21D1DTo Seven Other Channels†absolute
CD74HC573M96G4 ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs 20-SOIC -55 to 125 CD54HC573, CD74HC573 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS454A – FEBRUARY 2001 ..
CD74HC573MG4 ,High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs 20-SOIC -55 to 125maximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
CD74HC574E ,High Speed CMOS Logic Octal Positive-Edge-Triggered D-Type Flip-Flops with 3-State OutputsFeatures Description• Buffered Inputs The ’HC374, ’HCT374, ’HC574, and ’HCT574 are octal D-typeflip ..
CAT64LC40
SPI Bus Serial EEPROM (Mitsubishi Compatible), 4Kb
CAT64LC40
4 kb SPI Serial EEPROM
Description The CAT64LC40 is a 4 kb Serial EEPROM which is configured as
256 registers by 16 bits. Each register can be written (or read) serially
by using the DI (or DO) pin. The CAT64LC40 is manufactured using
ON Semiconductor’s advanced CMOS EEPROM floating gate
technology. It is designed to endure 1,000,000 program/erase cycles
and has a data retention of 100 years. The device is available in 8−pin
DIP, SOIC and TSSOP packages.
Features SPI Bus Compatible Low Power CMOS Technology 2.5 V to 6.0 V Operation Self−Timed Write Cycle with Auto−Clear Hardware Reset Pin Hardware and Software Write Protection Commercial, Industrial and Automotive Temperature Ranges Power−up Inadvertent Write Protection RDY/BSY Pin for End−of−Write Indication 1,000,000 Program/Erase Cycles 100 Year Data Retention This Device is Pb−Free, Halogen Free/BFR Free and RoHS
Compliant*
ADDRESSDECODERMEMORY ARRAY
256 x 16
DATAREGISTER
MODE DECODELOGIC
CLOCKGENERATOR
OUTPUTBUFFERSK
RESET
GND
Figure 1. Block DiagramRDY/BUSY
VCC
*For additional information on our Pb−Free strategy and soldering details, pleasedownload the ON Semiconductor Soldering and Mounting TechniquesReference Manual, SOLDERRM/D.
