CAT28C256 ,256 kb Parallel EEPROMMaximum Ratings are stress ratings only. Functional operation above theRecommended Operating Condit ..
CAT28C257 ,Parallel EEPROM, 256KbMaximum Ratings are stress ratings only. Functional operation above theRecommended Operating Condit ..
CAT28C512LI12 , 512K-Bit CMOS PARALLEL EEPROM
CAT28C512LI-12 , 512K-Bit CMOS PARALLEL EEPROM
CAT28C512LI-15 , 512K-Bit CMOS PARALLEL EEPROM
CAT28C64B ,64 kb CMOS Parallel EEPROMBLOCK DIAGRAM8,192 x 8ROWADDR. BUFFERA –AEEPROM5 12DECODER& LATCHESARRAYINADVERTENT HIGH VOLTAGE32 ..
CD74AC244SM , Octal Buffer/Line Drivers, 3-State
CD74AC245E ,Octal Non-Inverting Bus Transceivers with 3-State OutputsMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD74AC245M ,Octal Non-Inverting Bus Transceivers with 3-State OutputsMaximum Ratings Thermal InformationoDC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . ..
CD74AC245M96 ,Octal Non-Inverting Bus Transceivers with 3-State Outputselectrical specifications. Please contact your local TI sales office orcustomer service for orderin ..
CD74AC245M96 ,Octal Non-Inverting Bus Transceivers with 3-State OutputsCD54/74AC245,CD54/74ACT245Data sheet acquired from Harris SemiconductorSCHS245BOctal-Bus Transceive ..
CD74AC251M96 ,8-Input Multiplexer with 3-State Outputsfeatures both true (Y) and complement (Y) outputso- 6ns at V = 5V, T = 25 C, C = 50pFCC A L as well ..
CAT28C256
256 kb Parallel EEPROM
CAT28C256
256 kb Parallel EEPROM
DescriptionThe CA T28C256 is a fast, low power, 5 V−only CMOS Parallel
EEPROM organized as 32K x 8−bits. It requires a simple interface for
in−system programming. On−chip address and data latches,
self−timed write cycle with auto−clear and VCC power up/down write
protection eliminate additional timing and protection hardware. DATA
Polling and Toggle status bits signal the start and end of the self−timed
write cycle. Additionally, the CAT28C256 features hardware and
software write protection.
The CAT28C256 is manufactured using ON Semiconductor’s
advanced CMOS floating gate technology. It is designed to endure
100,000 program/erase cycles and has a data retention of 100 years.
The device is available in JEDEC approved 28−pin DIP, 28−pin TSOP
or 32−pin PLCC packages.
Features Fast Read Access Times: 120/150 ns Low Power CMOS Dissipation:
– Active: 25 mA Max.
– Standby: 150 �A Max. Simple Write Operation:
– On−chip Address and Data Latches
– Self−timed Write Cycle with Auto−clear Fast Write Cycle Time:
− 5 ms Max. CMOS and TTL Compatible I/O Hardware and Software Write Protection Automatic Page Write Operation:
− 1 to 64 Bytes in 5 ms
− Page Load Timer End of Write Detection:
− Toggle Bit
− DATA Polling 100,000 Program/Erase Cycles 100 Year Data Retention Commercial, Industrial and Automotive Temperature Ranges
