ADSP-2195MKCA-160 ,160MHz; on-chip SRAM: 1.3M bit; DSP microcomputerFEATURES Independent ALU, Multiplier/Accumulator, and Barrel 6.25 ns Instruction Cycle Time (Intern ..
ADSP-2195MKST-160 ,160MHz; on-chip SRAM: 1.3M bit; DSP microcomputerSpecifications . . . . . . . . . . . . . . . . . . . . . . . 24Internal (On-Chip) Memory . . . . ..
ADSP21992YST ,Mixed Signal DSP Controller With CANspecifications are subject to change without notice. Analog2 REV. PrADevices assumes no obligation ..
ADSP21MOD870 ,16-Bit, First Complete Digital Modem on a Single Chipspecifications of the EZ-ICE targetThe modem software is available as object code.board connector.D ..
ADSP-21MOD870 ,16-Bit, First Complete Digital Modem on a Single Chipoverview of ADSP-21mod870rect addressing), it is post-modified by the value of one of fourfunctiona ..
ADSP-21MOD870-000 ,Internet Gateway Processorspecifications of the EZ-ICE targetThe modem software is available as object code.board connector.D ..
AM26C31CD ,Quadruple Differential Line DriverFeatures section and added the Applications section, the Device Information table, ESD Ratings tabl ..
AM26C31CDB , QUADRUPLE DIFFERENTIAL LINE DRIVERS
AM26C31CDBR ,Quadruple Differential Line DriverElectrical Characteristics: AM26C31Q and12 Device and Documentation Support........ 15AM26C31M. 612 ..
AM26C31CDBRG4 ,Quadruple Differential Line Driver 16-SSOP 0 to 70Features 3 DescriptionThe AM26C31 device is a differential line driver with1• Meets or Exceeds the ..
AM26C31CDG4 ,Quadruple Differential Line Driver 16-SOIC 0 to 70Block Diagrams. 103 Description....... 18.3 Feature Description.... 114 Revision History........ 28 ..
AM26C31CDR ,Quadruple Differential Line DriverMaximum Ratings . 49.2 Typical Application .... 126.2 ESD Ratings........ 410 Power Supply Recommen ..
ADSP-2195MKCA-160-ADSP-2195MKST-160
140MHz; on-chip SRAM: 1.3M bit; DSP microcomputer
DSP MicrocomputerREV. PrA
��������������������������
ADSP-219x DSP CORE FEATURES
6.25ns Instruction Cycle Time (Internal), for up to
160MIPS Sustained Performance
ADSP-218x Family Code Compatible with the Same
Easy -to-Use Algebraic Syntax
Single-Cycle Instruction Execution
Up to 16M words of Addressable Memory Space with Bits of Addressing Width
Dual Purpose Program Memory for Both Instruction and
Data Storage
Fully Transparent Instruction Cache Allows Dual
Operand Fetches in Every Instruction Cycle
Unified Memory Space Permits Flexible Address
Generation, Using Two Independent DAG Units
Independent ALU, Multiplier/Accumulator, and Barrel
Shifter Computational Units with Dual 40-bit
Accumulators
Single-Cycle Context Switch between Two Sets of
Computational and DAG Registers
Parallel Execution of Computation and Memory
Instructions
Pipelined Architecture Supports Efficient Code
Execution at Speeds up to 160MIPS
Register File Computations with All Nonconditional,
Nonparallel Computational Instructions
Powerful Program Sequencer Provides Zero-Overhead
Looping and Conditional Instruction Execution
Architectural Enhancements for Compiled C
CodeEfficiency
FUNCTIONAL BLOCK DIAGRAM
For current information contact Analog Devices at 800/262-5643ADSP-2195September 2001��������������������������
ADSP-2195 DSP FEATURES
32K Words of On-Chip RAM, Configured as 16K Words
On-Chip 24-bit RAM and 16K Words On-Chip
16-bitRAM
16K Words of On-Chip 24-bit ROM
Architecture Enhancements beyond ADSP-218x Family
are Supported with Instruction Set Extensions for
Added Registers, Ports, and Peripherals
Flexible Power Management with Selectable
Power-Down and Idle Modes
Programmable PLL Supports 1���� to 32���� Frequency
Multiplication, Enabling Full-Speed Operation from
Low-Speed Input Clocks
2.5V Internal Operation Supports 3.3V Compliant I/O
Three Full-Duplex Multichannel Serial Ports, Each
Supporting H.100 Standard with A-Law and ����-Law
Companding in Hardware
Two SPI-Compatible Ports with DMA Capability
One UART Port with DMA Capability
16 General-Purpose I/O Pins (Eight Dedicated/Eight
Programmable from the External Memory Interface)
with Integrated Interrupt Support
Three Programmable 32-Bit Interval Timers with
Pulsewidth Counter, PWM Generation, and Externally
Clocked Timer Capabilities
Up to 11 DMA Channels can be Active at any Given Time
Host Port With DMA Capability for Efficient, Glueless Host
Interface (16-Bit Transfers)
External Memory Interface Features Include:
Direct Access from the DSP to External Memory for
Data and Instructions.
Support for DMA Block Transfers to/from
ExternalMemory.
Separate Peripheral Memory Space with Parallel
Support for 224K External 16-Bit Registers.
Four General-Purpose Memory Select Signals that
Provide Access to Separate Banks of External
Memory. Bank Boundaries and Size Are User-
Programmable.
Programmable Waitstate Logic with ACK Signal and
Separate Read and Write Wait Counts. Wait Mode
Completion Supports All Combinations of ACK
and/or Wait Count.
I/O Clock Rate Can Be Set to the Peripheral Clock Rate
Divided by 1, 2, 4, 16, or 32 to Allow Interface to Slow
Memory Devices.
Address Translation and Data Word Packing is Provided
to Support an 8- or 16-Bit External Data Bus.
Programmable Read and Write Strobe Polarity.
Separate Configuration Registers for the Four
General-Purpose, Peripheral, and Boot
MemorySpaces.
Bus Request and Grant Signals Support the Use of the
External Bus by an External Device.
Boot Methods Include Booting Through External Memory
Interface, SPI Ports, UART Port, or Host Interface
IEEE JTAG Standard 1149.1 Test Access Port Supports
On-Chip Emulation and System Debugging
144-Lead LQFP Package (20����
20����
1.4mm) and 144-Lead
Mini-BGA Package (10����
10����
1.25mm)
��������������������������
TABLE OF CONTENTS
ADSP-219x dSP Core Features . . . . . . . . . . . . . . . . .1
Functional Block Diagram. . . . . . . . . . . . . . . . . . . . . .2
General Description . . . . . . . . . . . . . . . . . . . . . . . . . .4
DSP Core Architecture . . . . . . . . . . . . . . . . . . . . . . .4
DSP Peripherals Architecture . . . . . . . . . . . . . . . . . . .5
Memory Architecture . . . . . . . . . . . . . . . . . . . . . . . . .6
Internal (On-Chip) Memory . . . . . . . . . . . . . . . .6
Internal On-Chip ROM . . . . . . . . . . . . . . . . . . . .6
On-Chip Memory Security . . . . . . . . . . . . . . . . .7
External (Off-Chip) Memory . . . . . . . . . . . . . . . .8
External Memory Space . . . . . . . . . . . . . . . . . . . .8
I/O Memory Space . . . . . . . . . . . . . . . . . . . . . . .8
Boot Memory Space . . . . . . . . . . . . . . . . . . . . . .8
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
DMA Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . .9
Host Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
Host Port Acknowledge (HACK) Modes . . . . . .10
Host Port Chip Selects . . . . . . . . . . . . . . . . . . .11
DSP Serial Ports (SPORTs) . . . . . . . . . . . . . . . . . . .11
Serial Peripheral Interface (SPI) Ports . . . . . . . . . . .11
UART Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
Programmable Flag (PFx) Pins . . . . . . . . . . . . . . . . .12
Low Power Operation . . . . . . . . . . . . . . . . . . . . . . .13
Idle Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Power-down Core Mode . . . . . . . . . . . . . . . . . .13
Power-Down Core/Peripherals Mode . . . . . . . . .13
Power-Down All Mode . . . . . . . . . . . . . . . . . . .13
Clock Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Power Supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Booting Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Bus Request and Bus Grant . . . . . . . . . . . . . . . . . . .16
Instruction Set Description . . . . . . . . . . . . . . . . . . . .16
Development Tools . . . . . . . . . . . . . . . . . . . . . . . . .16
Designing an Emulator-Compatible DSP Board
(Target) . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Target Board Header . . . . . . . . . . . . . . . . . . . . .17
JTAG Emulator Pod Connector . . . . . . . . . . . .18
Design-for-Emulation Circuit Information . . . . .18
Additional Information . . . . . . . . . . . . . . . . . . . . . . .18
Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Recommended Operating Conditions . . . . . . . . . . 22
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . 22
ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . 24
ESD SENSITIVITY . . . . . . . . . . . . . . . . . . . . . . . . 24
Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . 24
Clock In and Clock Out Cycle Timing . . . . . . . 25
Programmable Flags Cycle Timing . . . . . . . . . . 26
Timer PWM_OUT Cycle Timing . . . . . . . . . . . 27
External Port Write Cycle Timing . . . . . . . . . . . 28
External Port Read Cycle Timing . . . . . . . . . . . 30
External Port Bus Request and Grant Cycle
Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Host Port ALE Mode Write Cycle Timing . . . . 34
Host Port ACC Mode Write Cycle Timing . . . . 36
Host Port ALE Mode Read Cycle Timing . . . . . 38
Host Port ACC Mode Read Cycle Timing . . . . 40
Serial Port (SPORT) Clocks and Data Timing . 42
Serial Port (SPORT) Frame Synch Timing . . . . 44
Serial Peripheral Interface (SPI) Port—Master
Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Serial Peripheral Interface (SPI) Port—Slave
Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Universal Asynchronous Receiver-Transmitter
(UART) Port—Receive and Transmit
Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
JTAG Test And Emulation Port Timing . . . . . . 51
Output Drive Currents . . . . . . . . . . . . . . . . . . . . . . 52
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Output Disable Time . . . . . . . . . . . . . . . . . . . . 54
Output Enable Time . . . . . . . . . . . . . . . . . . . . . 54
Example System Hold Time Calculation . . . . . . 55
Capacitive Loading . . . . . . . . . . . . . . . . . . . . . . 55
Environmental Conditions . . . . . . . . . . . . . . . . . . . . 55
Thermal Characteristics . . . . . . . . . . . . . . . . . . 55
ADSP-2195 144-Lead LQFP Pinout . . . . . . . . . . . . 58
ADSP-2195 144-Lead Mini-BGA Pinout . . . . . . . . 67
Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
For current information contact Analog Devices at 800/262-5643ADSP-2195September 2001
��������������������������
General Note
This data sheet provides preliminary information for the
ADSP-2195 Digital Signal Processor.
GENERAL DESCRIPTION
The ADSP-2195 DSP is a single-chip microcomputer
optimized for digital signal processing (DSP) and other high
speed numeric processing applications.
The ADSP-2195 combines the ADSP-219x family base
architecture (three computational units, two data address
generators, and a program sequencer) with three serial
ports, two SPI-compatible ports, one UART port, a DMA
controller, three programmable timers, general-purpose
Programmable Flag pins, extensive interrupt capabilities,
and on-chip program and data memory spaces.
The ADSP-2195 architecture is code-compatible with
ADSP-218x family DSPs. Although the architectures are
compatible, the ADSP-2195 architecture has a number of
enhancements over the ADSP-218x architecture. The
enhancements to computational units, data address gener-
ators, and program sequencer make the ADSP-2195 more
flexible and even easier to program than the
ADSP-218xDSPs.
Indirect addressing options provide addressing flexibility—
premodify with no update, pre- and post-modify by an
immediate 8-bit, two’s-complement value and base address
registers for easier implementation of circular buffering.
The ADSP-2195 integrates 48K words of on-chip memory
configured as 16K words (24-bit) of program RAM, 16K
words (16-bit) of data RAM, and 16K words (24-bit) of
program ROM. Power-down circuitry is also provided to
meet the low power needs of battery-operated portable
equipment. The ADSP-2195 is available in 144-lead LQFP
and mini-BGA packages.
Fabricated in a high-speed, low-power, CMOS process, the
ADSP-2195 operates with a 6.25ns instruction cycle time
(160MIPS). All instructions, except two multiword
instructions, can execute in a single DSP cycle.
The ADSP-2195’s flexible architecture and comprehensive
instruction set support multiple operations in parallel. For
example, in one processor cycle, the ADSP-2195 can:Generate an address for the next instruction fetchFetch the next instructionPerform one or two data movesUpdate one or two data address pointersPerform a computational operation
These operations take place while the processor
continuesto:Receive and transmit data through two serial portsReceive and/or transmit data from a HostReceive or transmit data through the UARTReceive or transmit data over two SPI portsAccess external memory through the external memory
interface
Decrement the timers
DSP Core Architecture
The ADSP-2195 instruction set provides flexible data
moves and multifunction (one or two data moves with a
computation) instructions. Every single-word instruction
can be executed in a single processor cycle. The ADSP-2195
assembly language uses an algebraic syntax for ease of
coding and readability. A comprehensive set of development
tools supports program development.
The functional block diagram onpage1 shows the architec-
ture of the ADSP-219x core. It contains three independent
computational units: the ALU, the multiplier/accumulator
(MAC), and the shifter. The computational units process
16-bit data from the register file and have provisions to
support multiprecision computations. The ALU performs
a standard set of arithmetic and logic operations; division
primitives are also supported. The MAC performs sin-
gle-cycle multiply, multiply/add, and multiply/subtract
operations. The MAC has two 40-bit accumulators, which
help with overflow. The shifter performs logical and arith-
metic shifts, normalization, denormalization, and derive
exponent operations. The shifter can be used to efficiently
implement numeric format control, including multiword
and block floating-point representations.
Register-usage rules influence placement of input and
results within the computational units. For most operations,
the computational units’ data registers act as a data register
file, permitting any input or result register to provide input
to any unit for a computation. For feedback operations, the
computational units let the output (result) of any unit be
input to any unit on the next cycle. For conditional or mul-
tifunction instructions, there are restrictions on which data
registers may provide inputs or receive results from each
computational unit. For more information, see the
ADSP-219x DSP Instruction Set Reference.
A powerful program sequencer controls the flow of instruc-
tion execution. The sequencer supports conditional jumps,
subroutine calls, and low interrupt overhead. With internal
loop counters and loop stacks, the ADSP-2195 executes
looped code with zero overhead; no explicit jump instruc-
tions are required to maintain loops.
Two data address generators (DAGs) provide addresses for
simultaneous dual operand fetches (from data memory and
program memory). Each DAG maintains and updates four
16-bit address pointers. Whenever the pointer is used to
access data (indirect addressing), it is pre- or post-modified
by the value of one of four possible modify registers. A length
value and base address may be associated with each pointer
to implement automatic modulo addressing for circular
buffers. Page registers in the DAGs allow circular addressing
��������������������������
within 64K word boundaries of each of the 256 memory
pages, but these buffers may not cross page boundaries.
Secondary registers duplicate all the primary registers in the
DAGs; switching between primary and secondary registers
provides a fast context switch.
Efficient data transfer in the core is achieved with the use of
internal buses:Program Memory Address (PMA) BusProgram Memory Data (PMD) BusData Memory Address (DMA) BusData Memory Data (DMD) Bus
DMA Address Bus
DMA Data Bus
The two address buses (PMA and DMA) share a single
external address bus, allowing memory to be expanded
off-chip, and the two data buses (PMD and DMD) share a
single external data bus. Boot memory space and I/O
memory space also share the external buses.
Program memory can store both instructions and data, per-
mitting the ADSP-2195 to fetch two operands in a single
cycle, one from program memory and one from data
memory. The DSP’s dual memory buses also let the
ADSP-219x core fetch an operand from data memory and
the next instruction from program memory in a single cycle.
DSP Peripherals Architecture
The functional block diagram onpage1 shows the DSP’s
on-chip peripherals, which include the external memory
interface, Host port, serial ports, SPI-compatible ports,
UART port, JTAG test and emulation port, timers, flags,
and interrupt controller. These on-chip peripherals can
connect to off-chip devices as shown in Figure1.
The ADSP-2195 has a 16-bit Host port with DMA capa-
bility that lets external Hosts access on-chip memory. This
24-pin parallel port consists of a 16-pin multiplexed
data/address bus and provides a low-service overhead data
move capability. Configurable for 8- or 16-bits, this port
provides a glueless interface to a wide variety of 8- and 16-bit
microcontrollers. Two chip-selects provide Hosts access to
the DSP’s entire memory map. The DSP is bootable
through this port.
The ADSP-2195 also has an external memory interface that
is shared by the DSP’s core, the DMA controller, and DMA
capable peripherals, which include the UART, SPORT0,
SPORT1, SPORT2, SPI0, SPI1, and the Host port. The
external port consists of a 16-bit data bus, a 22-bit address
bus, and control signals. The data bus is configurable to
provide an 8 or 16bit interface to external memory. Support
for word packing lets the DSP access 16- or 24-bit words
from external memory regardless of the external data bus
width. When configured for an 8-bit interface, the unused
eight lines provide eight programmable, bidirectional gen-
eral-purpose Programmable Flag lines, six of which can be
mapped to software condition signals.
The memory DMA controller lets the ADSP-2195 move
data and instructions from between memory spaces: inter-
nal-to-external, internal-to-internal, and external-to-
external. On-chip peripherals can also use this controller for
DMA transfers.
The ADSP-2195 can respond to up to seventeen interrupts
at any given time: three internal (stack, emulator kernel, and
power-down), two external (emulator and reset), and twelve
Figure 1. ADSP-2195 System Diagram
