ADF7901BRU ,High Performance ISM Band ASK/FSK Transmitter ICFEATURES 8 different channels, selectable by 3 external control lines. OOK Single chip low power UH ..
ADG1204YRUZ , Low Capacitance, Low Charge Injection, ±15 V/12 V, 4:1 iCMOS Multiplexer
ADG1207YRUZ , Low Capacitance, 16- and 8-Channel -15 V/12 V iCMOS Multiplexers
ADG1208YCPZ-REEL7 , Low Capacitance, 4-/8-Channel -15 V/12 V iCMOS Multiplexers
ADG1208YRUZ , Low Capacitance, 4-/8-Channel -15 V/12 V iCMOS Multiplexers
ADG1211YRUZ ,2 pF Off Cap, 1 pC Qinj ± 15/12 V Quad SPST SwitchesSPECIFICATIONS SINGLE SUPPLY V = 15 V ± 10%, V = −15 V, GND = 0 V, unless otherwise noted. DD SSTab ..
AEAS-7000-1GSD0 ,AEAS-7000-1GSD0 · Ultra-Precision Absolute EncoderApplicationssignals. These signals areimperfection or misalignment. Rotary application up to 16 b ..
AEDR-8300-1Q0 ,AEDR-8300-1Q0 · Reflective Optical Encoderblock diagram, the circuitry to produce digital from its ideal value of 90 e.AEDR-8300 consists of ..
AEDR-8310-1V2 ,AEDR-8310-1V2 · Reflective optical encoderapplications. Its smallthe outputs of the AEDR-8300size and surface mount packageseries can be inte ..
AEDS-9640-210 , Small Optical Encoder Modules 150, 300, and 360 LPI Digital Output
AEH60G48N , Ultra High Efficiency Half Brick
AEV02C24 , Standard Pinout - Low Profile
ADF7901BRU
High Performance ISM Band ASK/FSK Transmitter IC
High Performance ISM Band
ASK/FSK Transmitter IC
Rev. PrD
FEATURES
Single chip low power UHF transmitter
369.5 MHz to 395.9 MHz frequency operation using
Fractional-N
PLL and fully integrated VCO
3.0 V supply voltage
Data rates supported < 2.5 kbps
Low current consumption 26 mA at 12 dBm
Output at 384 MHz
Power-down mode (< 1 µA)
24-Lead TSSOP package
GENERAL DESCRIPTION The ADF7901 is a low power OOK/FSK UHF transmitter
designed for use in RF Remote Control Devices. The device
is capable of Frequency Shift Keying (FSK) modulation on
8 different channels, selectable by 3 external control lines. OOK
modulation is performed by modulating the PA control line.
The on-chip VCO operates at 2 × the output frequency. The
divide by 2 at the output of the VCO reduces the amount of PA
feedthrough. As a result of this, OOK modulation depths of
greater than 50 dB are easily achievable.
The FSK_ADJ and ASK_ADJ resistors can be adjusted in the
system to optimize output power, for each modulation scheme.
An additional 1.5 dB of output power is provided for the lower
bank of channels to adjust for antenna performance. The CE
line allows the transmitter to be powered down completely. In
this mode, the leakage current is typically 0.1 µA.
FUNCTIONAL BLOCK DIAGRAM
DVDD
TXDATADGNDFSK1OOK_SEL
RSET_FSK
OSC1
FSK2FSK301975-001
Figure 1.
TABLE OF CONTENTS Specifications.....................................................................................3
Absolute Maximum Ratings............................................................5
ESD Caution..................................................................................5
Pin Configuration and Function Descriptions.............................6
Typical Performance Characteristics.............................................8
Circuit Description...........................................................................9
Internal Register Settings............................................................9
Loop Filter.....................................................................................9
Layout Guidelines.......................................................................10
Decoupling..............................................................................10
Regulator Stability..................................................................10
Grounding...............................................................................10
Supply......................................................................................10
Digital Lines............................................................................10
Outline Dimensions.......................................................................11
Ordering Guide..........................................................................11
REVISION HISTORY
1/05—Revision PrD SPECIFICATIONS VDD =3.0 V; GND = 0 V; TA = TMIN to TMAX unless otherwise noted. Typical specifications TA = 25°C.
Table 1. 1 Operating temperature range is as follows: 0°C to +50°C. Frequency Deviation = 34 × (9.8304 MHz )/214. Error in the crystal will be reflected in variation in the desired deviation. Not production tested. Based on characterization. The output power can be varied in both ASK/FSK mode by altering the relevant external resistor. Measured using Spectrum Analyzer, 1 MHz span, 100 kHz RBW, MAX HOLD enabled.
6 Maximum power-down current spec applies for the OSC2 pin grounded. Measured > 461.9 kHz away from channel.
8 This spec refers to the time taken for the PLL to regain lock after the PA has been enabled. The PA is should only be enabled after the PLL has settled to the correct
frequency.
ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted.
Table 2. 1 This device is a high performance RF integrated circuit with an ESD rating of
<1 kV and it is ESD sensitive. Proper precautions should be taken for
handling and assembly. GND = RFGND = DGND = 0 V.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those listed in the operational sections
of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the
human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
DGND
TxDATA
FSK3
RSET
CPOUT
FSK1CE
OOK_SEL
OSC2
OSC1
RSET_OOK
CREG1
CVCO
VCOIN
DVDD
RFGND
RFOUT
FSK2
DVDD
PA_EN
CREG2
DGND
RSET_FSK01975-002
Figure 2. Pin Configuration
Table 3. Pin Function Descriptions
