Home ›  A › A20 > AD8332,Dual VGA with Ultralow Noise Preamplifier and Programmable RIN

AD8332 Fast Delivery,Good Price
Part Number:

If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email

Partno	Mfg	Dc	Qty	Available	Descript
AD8332	AD	N/a	63	avai	Dual VGA with Ultralow Noise Preamplifier and Programmable RIN

AD8332 ,Dual VGA with Ultralow Noise Preamplifier and Programmable RINapplications. Excellent bandwidth uniformity is overload to a subsequent ADC. An external resistor ..
AD8332ARU ,Dual VGA with Ultralow Noise Preamplifier and Programmable RINGENERAL DESCRIPTION 0.4V100.2VThe AD8331/AD8332 are single- and dual-channel ultralow 0noise, linea ..
AD8334ACPZ ,Quad VGA with Ultralow Noise Preamplifier and Programmable RINapplications.− the operating level of the detec-+tor. Then an example applica-ERRORtion revolving a ..
AD8335ACPZ ,Quad Low Noise, Low Cost Variable Gain Amplifierapplications, the PrAs can be powered down, significantly of ×8 (18.06 dB) and accepts input signal ..
AD8335ACPZ-REEL7 ,Quad Low Noise, Low Cost Variable Gain AmplifierFEATURES Low noise preamplifier (PrA) Voltage noise = 1.3 nV/√Hz typical 61 60 59 58 53 55 52 51 49 ..
AD8342ACPZ-REEL7 ,LF to 500MHz Active Receive Mixerapplications that require converted to a single-ended signal through the use of a match-wide bandwi ..
ADP3300ARTZ-5-REEL7 ,High Accuracy anyCAP® 50 mA Low Dropout Linear Regulator®High Accuracy anyCAPa50 mA Low Dropout Linear RegulatorADP3300
ADP3301 ,Variable Resolution Resolver-to-Digital ConverterSpecifications subject to change without notice.REV. 0–2–ADP3301ABSOLUTE MAXIMUM RATINGS* PIN FUNCT ..
ADP3301AR-3 ,High Accuracy anyCAP⑩ 100 mA Low Dropout Linear RegulatorGENERAL DESCRIPTIONcurrent levels from 50 mA to 300 mA:The ADP3301 is a member of the ADP330x famil ..
ADP3301AR-3 ,High Accuracy anyCAP⑩ 100 mA Low Dropout Linear RegulatorSpecifications subject to change without notice.REV. 0–2–ADP3301ABSOLUTE MAXIMUM RATINGS* PIN FUNCT ..
ADP3301AR-3.2 ,High Accuracy anyCAP® 100 mA Low Dropout Linear RegulatorFEATURESFUNCTIONAL BLOCK DIAGRAMHigh Accuracy (Over Line and Load Regulationsat +258C): 60.8%ADP330 ..
ADP3301AR-3.3 ,High Accuracy anyCAP® 100 mA Low Dropout Linear RegulatorAPPLICATIONSCellular TelephonesNotebook, Palmtop Computers The ADP3301 operates with a wide input v ..

---

AD8332
Dual VGA with Ultralow Noise Preamplifier and Programmable RIN
Dual VGA with Ultralow Noise
Preamplifier and Programmable RIN
FEATURES Ultralow noise preamplifier Voltage noise = 0.74 nV/√Hz Current noise = 2.5 pA/√Hz 3 dB bandwidth: 120 MHz Low power: 125 mW/channel Wide gain range with programmable postamp –4.5 dB to +43.5 dB +7.5 dB to +55.5 dB Low output-referred noise: 48 nV/√Hz typical Active input impedance matching Optimized for 10-/12- bit ADCs Selectable output clamping level Single 5 V supply operation Available in space-saving chip scale package
APPLICATIONS Ultrasound and sonar time-gain control High performance AGC systems I/Q signal processing High speed dual ADC driver
GENERAL DESCRIPTION
The AD8332 is an ultralow noise, dual channel linear-in-dB
variable gain amplifier (VGA). Although optimized for ultrasound
systems, it may be used for a low noise variable gain control in any
application of frequencies up to 120 MHz.
Each channel of the AD8332 consists of an ultralow noise
preamplifier (LNA), an X-AMP VGA with 48 dB of gain range, and
a selectable gain postamplifier with adjustable output limiting. The
LNA gain is 19 dB with a single-ended input and differential
outputs capable of accurate, programmable active input impedance
matching by selecting an external feedback resistor. Active
impedance control optimizes noise performance for applications
that benefit from input matching.
The 48 dB gain range of the VGA makes the AD8332 suitable for a
variety of applications. Excellent bandwidth uniformity is
maintained across the entire range. The gain control interface
provides precise linear-in-dB scaling of 50 dB/V for control
voltages between 40 mV and 1 V. Factory trim ensures excellent
part-to-part and channel-to-channel gain matching. Differential
signal paths lead to superb second and third order distortion
performance and low crosstalk.
FUNCTIONAL BLOCK DIAGRAM 23
LMD1
INH1
COM1
VPS1
LMD2
INH2
VSP2
COM2741418
LON2LOP2VIP2VIN2COMMENBRCLMP
VOH1
VOL1
GAIN
VOL2
VOH2
LON1LOP1VIP1VIN1VPSVVCM1
HILOVCM2
Figure 1. 28-Lead TSSOP
FREQUENCY– Hz
100k–201M1G100M10M
VGAIN = 1V
Figure 2. Frequency Response vs. Gain
The VGA’s low output-referred noise is advantageous in driving
high speed differential ADCs. The gain of the postamplifier may
be pin selected to 3.5 dB or 15.5 dB to optimize gain range and
output noise for 12-bit or 10-bit converter applications. The output
may be limited to a user-selected clamping level, preventing input
overload to a subsequent ADC. An external resistor adjusts the
clamping level.
The AD8332 is available in 28-lead TSSOP and 32-lead LFCSP
packages and operates from a single 5 V supply. The total quiescent
power consumption is 250 mW and a power-down pin is provided.
The operating temperature range is –40°C to +85°C.
Rev. 0
TABLE OF CONTENTS
AD8332—Specifications.........................................................................3
Absolute Maximum Ratings..................................................................5
AD8332—Typical Performance Characteristics.................................6
Test Circuits............................................................................................14
Theory of Operation.............................................................................15
Overview............................................................................................15
Low Noise Amplifier (LNA)............................................................15
Variable Gain Amplifier...................................................................18
Postamplifier......................................................................................19
Applications............................................................................................21
LNA.....................................................................................................21
VGA.....................................................................................................22
Driving ADCs....................................................................................23
Overload.............................................................................................23
Layout, Grounding, And Bypassing................................................24
Multiple Input Matching..................................................................24
Measurement Considerations..........................................................25
Ultrasound TGC Application..........................................................25
Pin Function Descriptions....................................................................26
Pin Configurations................................................................................27
Outline Dimensions..............................................................................28
Ordering Guide.................................................................................28
REVISION HISTORY
Revision 0: Initial Version
AD8332—SPECIFICATIONS
TA = 25°C, VS = 5 V, RL = 500 Ω, RS = RIN = 50 Ω, RFB = 280 Ω, CSH = 22 pF, f = 10 MHz, RCLMP = ∞, CL = 1 pF,
VCM = 2.5 V, –4.5 dB to +43.5 dB gain (HILO = LO) and differential output voltage, unless otherwise specified.
Table 1. Specifications

ABSOLUTE MAXIMUM RATINGS
Table 2
Four-Layer JEDEC Board (2S2P).
2 Exposed pad soldered to board, nine thermal vias in pad — JEDEC4-Layer Board J-STD-51-9.
Stresses above those listed under the Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating
only; functional operation of the device at these or any other
conditions above those indicated in the operational section of this
specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
AD8332—TYPICAL PERFORMANCE CHARACTERISTICS
TA = 25°C, VS = 5 V, RL = 500 Ω, RS = RIN = 50 Ω, RFB = 280 Ω, CSH = 22 pF, f = 10 MHz, RCLMP = ∞, CL = 1 pF, VCM = 2.5 V,
–4.5 dB to +43.5 dB gain (HILO = LO) and differential signal voltage, unless otherwise specified.0.2
VGAIN– V
HILO = HIMODE = LO
HILO = LO
Figure 3. Gain vs. VGAIN and MODE (MODE Available on AC Package) 0.5
VGAIN– V
–2.01.00.81.1
Figure 4. Absolute Gain Error vs. VGAIN and Temperature
O
GAIN ERROR– dB
0.40–0.3–0.20.1–0.4–0.50.30.20.5
Figure 6. Gain Error Histogram
% OF UNI
CHANNEL-TO-CHANNEL GAIN MATCH– dB
VGAIN = 0.7V
Figure 7. Gain Match Histogram for VGAIN = 0.2 V and 0.7 V
VGAIN = 1V
FREQUENCY– Hz
100k1G100M10M
0.9V0.7V
0.1V
0.5V
0.3V
Figure 9. Frequency Response vs. VGAIN, HILO = HI
FREQUENCY–Hz
–201G100k100M10M
Figure 10. Frequency Response, Active Termination Match
FREQUENCY– Hz
–201G100k100M10M
Figure 11. Frequency Response, Unterminated, RS = 50 Ω
FREQUENCY– Hz
–20100k100M10M
0.7V0.4V
0.9V
VGAIN = 1V
Figure 12. Channel-to-Channel Crosstalk vs.
Frequency and VGAIN, VOUT = 1 V p-p
FREQUENCY– Hz100k100M10M0
Figure 13. Group Delay vs. Frequency
VGAIN– V
0.40.200.30.10.90.70.50.80.61.01.1
Figure 14. Differential Output Offset vs. VGAIN and Temperature
25j
–25j
50j
–50j
–100j
RIN = 50Ω
RFB = 270ΩRIN = 75Ω,
RFB = 412Ω
RIN = 100Ω,RFB = 549Ω
RIN = 6kΩ,RFB =∞
% TOTAL
GAIN SCALING FACTOR50.449.649.749.849.950.050.150.250.3
SAMPLE SIZE = 1000.2V < VGAIN < 0.7V30
Figure 18. Smith Chart, S11 vs. Frequency, 0.1 MHz to 200 MHz
Figure 15. Gain Scaling Factor Histogram
100k1M
0.110M100M
FREQUENCY– Hz
IM
FREQUENCY– Hz
10M
100k
100M1M–20
–15
Figure 19. LNA Frequency Response,
Active Termination Match, Single-Ended
Figure 16. Output Impedance vs.
Frequency, Single-Ended, VOH, VOL, RL = ∞
FREQUENCY– Hz
IM
10k100k100M10M
FREQUENCY– Hz
10M
100k
100M1M–20
–15
Figure 20. LNA Frequency Response, Unterminated, Single-Ended Figure 17. LNA Input Impedance vs. Frequency
VGAIN– V
f = 10MHz
HILO = LO
TEMPERATURE–°C–30–50–107050300.50
0.55
Figure 21. Output-Referred Noise vs. VGAIN
Figure 24. Short-Circuit Input-Referred Noise vs. Temperature
SOURCE RESISTANCE–Ω10M0100M100k
FREQUENCY–Hz
0.2
Figure 22. Short-Circuit Input-Referred Noise vs. Frequency
Figure 25. Input-Referred Noise vs. RS 5100501k
SOURCE RESISTANCE–Ω0.4
VGAIN– V
0.20.8
Figure 23. Short-Circuit Input-Referred Noise vs. VGAIN Figure 26. Noise Figure vs. RS and Fixed RIN
0.2VGAIN– V
0.10.50.30.90.7
20080006004001.0k1.8k1.6k1.4k1.2k
2.0k
RLOAD–Ω
Figure 30. Harmonic Distortion vs. RLOAD
Figure 27. Noise Figure vs. VGAIN
CLOAD– pF
HILO = HI,
HD2
HD2HD3
f = 10MHz
VOUT = 1V p-p20
GAIN– dB254560305040
Figure 28. Noise Figure vs. Gain
Figure 31. Harmonic Distortion vs. CLOAD
HILO = HI,
HD2
f = 10MHz
VOUT–V p-p
HILO = LO,HD3
HD2FREQUENCY– Hz
100M1M10M
–10
Figure 29. Harmonic Distortion vs. Frequency Figure 32. Harmonic Distortion vs. Differential Output Voltage
100M
FREQUENCY– Hz
10M
–20
VGAIN– V
0.30.1–1200.90.70.50.80.61.0
Figure 33. Harmonic Distortion vs. VGAIN, f = 1 MHz
Figure 36. IMD3 vs. Frequency
VGAIN– V0.40.20
0.30.1–1200.90.70.50.80.61.0
IP
VGAIN– V
0.10.400.30.21.00.90.80.70.60.5
Figure 34. Harmonic Distortion vs. VGAIN, f = 10 MHz
Figure 37. Output Third Order Intercept vs. VGAIN
VGAIN– V
f = 10MHz
HILO = HIHILO = LO
Figure 35. Input 1 dB Compression vs. VGAIN Figure 38. Small Signal Pulse Response, G = 30 dB,
Top: Input, Bottom: Output Voltage, HILO = HI or LO
RCLMP– kΩ
Figure 39. Large Signal Pulse Response, G = 30 dB,
HILO = HI or LO, Top: Input, Bottom: Output Voltage
Figure 42. Clamp Level vs. RCLMP
TIME– ns
–10200–4405010
TIME– ns
OUT
– V
INPUT IS NOT TO SCALE
INPUT
CL = 0pF
G = 30dBCL = 50pFFigure 43. Clamp Level Pulse Response
Figure 40. Large Signal Pulse Response for
Various Capacitive Loads, CL = 0 pF, 10 pF, 20 pF, 50 pF Figure 44. LNA Overdrive Recovery, VINH 0.05 V p-p to
1 V p-p Burst, VGAIN = 0.27 V, VGA Output Shown Figure 41. Pin GAIN Transient Response,
Top: VGAIN, Bottom: Output Voltage
Figure 48. Enable Response, Large Signal, Top: VENB, Bottom: VOUT, VINH = 150 mV p-p
Figure 45. VGA Overdrive Recovery, VINH 4 mV p-p to 70 mV p-p Burst,
VGAIN = 1 V, VGA Output Shown Attenuated 24 dB
FREQUENCY– Hz100k100M10M–80
VPS1, VGAIN = 0.5V
VPSV, VGAIN = 0.5VFigure 49. PSRR vs. Frequency (No Bypass Capacitor)
TEMPERATURE–°C
–40–203060
Figure 46. VGA Overdrive Recovery, VINH 4 mV p-p to 275 mV p-p Burst,
VGAIN = 1 V, VGA Output Shown Attenuated 24 dB
100
Figure 50. Quiescent Supply Current vs. Temperature Figure 47. Enable Response, Top: VENB, Bottom: VOUT, VINH = 30 mV p-p
TEST CIRCUITS
1:1
NETWORK ANALYZER
LMD
INH
DUT
1.8nF
22pF
FB*
75Ω @
100MHz
50Ω
0.1µF
0.1µF
0.1µF
0.1µF
50Ω
28Ω
28Ω
237Ω
237Ω
270Ω
OUTIN
*FERRITE BEAD
Figure 51. Used for Gain and Bandwidth Measurements
1:1LMD
INH
DUT
1.8nF
22pF
OSCILLOSCOPE
*FERRITE BEAD
FB*
75Ω @
100MHz0.1µF
0.1µF28Ω
50Ω
50Ω28Ω
237Ω
237Ω0.1µF
0.1µF
270Ω
Figure 52. Used for Transient Measurements
1:1
SPECTRUM
ANALYZER
22pFG
*FERRITE BEAD
FB*
75Ω @
100MHz
0.1µF
0.1µF49Ω
Figure 53. Used for Noise Measurements

TEL:86-533-2716050      FAX:86-533-2716790     ©2020 IC PHOENIX CO.,LIMITED