AD5320BRM ,+2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23Specifications subject to change without notice.t1SCLKt2t8 tt3 7t4SYNCt6t5DIN DB15DB0Figure 1. Seri ..
AD5320BRT ,+2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23specifications T to T unless otherwise noted)DD MIN MAX Limit at T , TMIN MAXPa ..
AD5321BRM ,+2.5 V to +5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACsCHARACTERISTICS DD MIN MAXLimit at T , TMIN MAX2Parameter (B Version) Units Conditions/Commentsf 40 ..
AD5321BRT-500RL7 , 2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5322ARM ,2.5 V to 5.5 V, 230 µA, Dual Rail-to-Rail Voltage Output 12-Bit DACCHARACTERISTICS6Minimum Output Voltage 0.001 0.001 V min This is a measure of the minimum and maxim ..
AD5322BRM ,+2.5 V to +5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACsAPPLICATIONSselectable output loads while in power-down mode.Portable Battery-Powered InstrumentsDi ..
AD9230BCPZ-210 , 12-Bit, 170/210/250 MSPS 1.8 V A/D Converter
AD9233BCPZ-105 , 12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter
AD9235BCP-65 ,12-Bit, 20/40/65 MSPS 3 V A/D ConverterSPECIFICATIONS 1.0 V internal reference, T to T , unless otherwise noted.)MIN MAXTest AD9235BRU-20 ..
AD9235BCPZ-40 , 12-Bit, 20/40/65 MSPS 3 V A/D Converter
AD9235BRU-20 ,12-Bit, 20/40/65 MSPS 3 V A/D Converterapplications. It is suitable for multiplexed systems that switch10 bits to 12 bits for 65 MSPS syst ..
AD9235BRUZ-20 , 12-Bit, 20/40/65 MSPS 3 V A/D Converter
AD5320BRM-AD5320BRT
+2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23
REV.B
+2.7 V to +5.5 V, 140 �A, Rail-to-Rail Output
12-Bit DAC in a SOT-23
FUNCTIONAL BLOCK DIAGRAM
FEATURES
Single 12-Bit DAC
6-Lead SOT-23 and 8-Lead �SOIC Packages
Micropower Operation: 140 �A @ 5 V
Power-Down to 200 nA @ 5 V, 50 nA @ 3 V
+2.7 V to +5.5 V Power Supply
Guaranteed Monotonic by Design
Reference Derived from Power Supply
Power-On-Reset to Zero Volts
Three Power-Down Functions
Low Power Serial Interface with Schmitt-Triggered
Inputs
On-Chip Output Buffer Amplifier, Rail-to-Rail Operation
SYNC Interrupt Facility
APPLICATIONS
Portable Battery Powered Instruments
Digital Gain and Offset Adjustment
Programmable Voltage and Current Sources
Programmable Attenuators
GENERAL DESCRIPTIONThe AD5320 is a single, 12-bit buffered voltage out DAC that
operates from a single +2.7 V to +5.5 V supply consuming
115 μA at 3 V. Its on-chip precision output amplifier allows
rail-to-rail output swing to be achieved. The AD5320 utilizes a
versatile three-wire serial interface that operates at clock rates up
to 30 MHz and is compatible with standard SPI™, QSPI™,
MICROWIRE™ and DSP interface standards.
The reference for AD5320 is derived from the power supply
inputs and thus gives the widest dynamic output range. The part
incorporates a power-on-reset circuit that ensures that the DAC
output powers up to zero volts and remains there until a valid
write takes place to the device. The part contains a power-down
feature that reduces the current consumption of the device to
200 nA at 5 V and provides software selectable output loads
while in power-down mode. The part is put into power-down
mode over the serial interface.
The low power consumption of this part in normal operation
makes it ideally suited to portable battery operated equipment.
The power consumption is 0.7 mW at 5 V reducing to 1 μW in
power-down mode.
The AD5320 is one of a family of pin-compatible DACs. The
AD5300 is the 8-bit version and the AD5310 is the 10-bit
version. The AD5300/AD5310/AD5320 are available in 6-lead
SOT-23 packages and 8-lead μSOIC packages.
PRODUCT HIGHLIGHTSAvailable in 6-lead SOT-23 and 8-lead μSOIC packages.Low power, single supply operation. This part operates from
a single +2.7 V to +5.5 V supply and typically consumes
0.35 mW at 3 V and 0.7 mW at 5 V, making it ideal for
battery powered applications.The on-chip output buffer amplifier allows the output of the
DAC to swing rail-to-rail with a slew rate of 1 V/μs.Reference derived from the power supply.High speed serial interface with clock speeds up to 30 MHz.
Designed for very low power consumption. The interface
only powers up during a write cycle.Power-down capability. When powered down, the DAC
typically consumes 50 nA at 3 V and 200 nA at 5 V.
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corporation.
*Patent pending; protected by U.S. Patent No. 5684481.
AD5320–SPECIFICATIONS
(VDD = +2.7 V to +5.5 V; RL = 2 k� to GND; CL = 200 pF to GND; all specifications
TMIN to TMAX unless otherwise noted)LOGIC INPUTS
NOTESTemperature ranges are as follows: B Version: –40°C to +105°C.Linearity calculated using a reduced code range of 48 to 4047. Output unloaded.Guaranteed by design and characterization, not production tested.
Specifications subject to change without notice.
TIMING CHARACTERISTICS1, 2NOTES
1All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
2See Figure 1.
3Maximum SCLK frequency is 30 MHz at VDD = +3.6 V to +5.5 V and 20 MHz at VDD = +2.7 V to +3.6 V.
Specifications subject to change without notice.
Figure 1.Serial Write Operation
(VDD = +2.7 V to +5.5 V; all specifications TMIN to TMAX unless otherwise noted)
ABSOLUTE MAXIMUM RATINGS*(TA = +25°C unless otherwise noted)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . .–0.3 V to +7 V
Digital Input Voltage to GND . . . . . . . .–0.3 V to VDD + 0.3 V
VOUT to GND . . . . . . . . . . . . . . . . . . .–0.3 V to VDD + 0.3 V
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . .–40°C to +105°C
Storage Temperature Range . . . . . . . . . . . .–65°C to +150°C
Junction Temperature (TJ Max) . . . . . . . . . . . . . . . . .+150°C
SOT-23 Package
Power Dissipation . . . . . . . . . . . . . . . . . . .(TJ Max–TA)/θJA
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . .240°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . .+215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . .+220°C
μSOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .450 mW
Power Dissipation . . . . . . . . . . . . . . . . . . .(TJ Max–TA)/θJA
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . .206°C/W
θJC Thermal Impedance . . . . . . . . . . . . . . . . . . . . .44°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . .+215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . .+220°C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational sections
of this specification is not implied. Exposure to absolute maximum rating condi-
tions for extended periods may affect device reliability.
ORDERING GUIDE*RT = SOT-23; RM = μSOIC.
CAUTIONESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD5320 features proprietary ESD protection circuitry, permanent damage may
AD5320
PIN CONFIGURATIONS
PIN FUNCTION DESCRIPTIONS
SOT-23 Pin Numbers3VDD
TERMINOLOGY
Relative AccuracyFor the DAC, relative accuracy or Integral Nonlinearity (INL)
is a measure of the maximum deviation, in LSBs, from a straight
line passing through the endpoints of the DAC transfer func-
tion. A typical INL vs. code plot can be seen in Figure 2.
Differential NonlinearityDifferential Nonlinearity (DNL) is the difference between the
measured change and the ideal 1 LSB change between any two
adjacent codes. A specified differential nonlinearity of ±1 LSB
maximum ensures monotonicity. This DAC is guaranteed
monotonic by design. A typical DNL vs. code plot can be seen
in Figure 3.
Zero-Code ErrorZero-code error is a measure of the output error when zero code
(000 Hex) is loaded to the DAC register. Ideally the output
should be 0 V. The zero-code error is always positive in the
AD5320 because the output of the DAC cannot go below 0 V.
It is due to a combination of the offset errors in the DAC and
output amplifier. Zero-code error is expressed in mV. A plot of
zero-code error vs. temperature can be seen in Figure 6.
Full-Scale ErrorFull-scale error is a measure of the output error when full-scale
code (FFF Hex) is loaded to the DAC register. Ideally the
output should be VDD – 1LSB. Full-scale error is expressed in
percent of full-scale range. A plot of full-scale error vs. tempera-
ture can be seen in Figure 6.
Gain ErrorThis is a measure of the span error of the DAC. It is the devia-
tion in slope of the DAC transfer characteristic from ideal
expressed as a percent of the full-scale range.
Total Unadjusted ErrorTotal Unadjusted Error (TUE) is a measure of the output error
taking all the various errors into account. A typical TUE vs.
code plot can be seen in Figure 4.
Zero-Code Error DriftThis is a measure of the change in zero-code error with a
change in temperature. It is expressed in μV/°C.
Gain Error DriftThis is a measure of the change in gain error with changes in
temperature. It is expressed in (ppm of full-scale range)/°C.
Digital-to-Analog Glitch ImpulseDigital-to-analog glitch impulse is the impulse injected into the
analog output when the input code in the DAC register changes
state. It is normally specified as the area of the glitch in nV secs
and is measured when the digital input code is changed by
1 LSB at the major carry transition (7FF Hex to 800 Hex). See
Figure 19.
Digital FeedthroughDigital feedthrough is a measure of the impulse injected into the
analog output of the DAC from the digital inputs of the DAC
but is measured when the DAC output is not updated. It is
specified in nV secs and measured with a full-scale code
change on the data bus, i.e., from all 0s to all 1s and vice versa.
Figure 2.Typical INL Plot
Figure 5.INL Error and DNL Error
vs. Temperature
Figure 8.Source and Sink Current
Capability with VDD = 3 V
Figure 3.Typical DNL Plot
Figure 6.Zero-Scale Error and Full-
Scale Error vs. Temperature
Figure 9.Source and Sink Current
Capability with VDD = 5 V
Figure 4.Typical Total Unadjusted
Error Plot
Figure 7.IDD Histogram with VDD = 3V
and VDD = 5 V
Figure 10.Supply Current vs. Code
AD5320–Typical Performance Characteristics
