AD1887JST Fast Delivery |IC PHOENIX CO.,LIMITED

AD1887JST ,AC?7 SoundMAX CodecSPECIFICATIONSSTANDARD TEST CONDITIONS UNLESS OTHERWISE NOTEDTemperature 25°C DAC Test ConditionsDi ..
AD1888JCP ,Low Cost 6 Channel AC' 97 Audio CodecSPECIFICATIONSSTANDARD TEST CONDITIONS, UNLESS OTHERWISE DAC Test ConditionsNOTED CalibratedTempera ..
AD1888JCP-REEL ,AC 97 SoundMAX CodecFEATURES Selectable Front and Rear MIC Inputs6 DAC Channels for 5.1 Surround with Preamp90 dB Dynam ..
AD1888JST ,AC 97 SoundMAX CodecSPECIFICATIONSSTANDARD TEST CONDITIONS, UNLESS OTHERWISE DAC Test ConditionsNOTED CalibratedTempera ..
AD1888JST-REEL ,AC 97 SoundMAX CodecFEATURESAC ’97 2.3 COMPATIBLE
AD1888JSTZ ,AC 97 SoundMAX Codec® aAC ’97 SoundMAX CodecAD1888
AD834JR-REEL ,500 MHz Four-Quadrant Multiplier
AD835 ,250 MHz, Voltage Output 4-Quadrant MultiplierSpecifications subject to change without notice.–2– REV. AAD8351PIN CONNECTIONSABSOLUTE MAXIMUM RAT ..
AD8350AR15 ,Low Distortion 1.0 GHz Differential AmplifierCHARACTERISTICSDifferential Offset Voltage (RTI) V – V –1mVOUT+ OUT–Differential Offset Drift T to ..
AD8350AR15 ,Low Distortion 1.0 GHz Differential AmplifierSPECIFICATIONS to differential inputs and differential outputs unless noted.)Parameter Conditions M ..
AD8350AR15-REEL7 ,Low Distortion 1.0 GHz Differential AmplifierSPECIFICATIONS unless noted.)Parameter Conditions Min Typ Max UnitsDYNAMIC PERFORMANCE–3 dB Bandwid ..
AD8350AR20 ,Low Distortion 1.0 GHz Differential Amplifierapplications. The AD8350 is fabricated using AnalogThe device can be used as a general purpose gain ..

AD1887JST
AC?7 SoundMAX Codec
REV.0
AC’97 SoundMAX Codec
ENHANCED FEATURES
Full Duplex Variable Sample Rates from 7040 Hz tokHz with 1 Hz Resolution
Software-Enabled VREFOUT Output for Microphones and
External Power Amp
Split Power Supplies (3.3 V Digital/5 V Analog)
Mobile Low-Power Mixer Mode
Extended 6-Bit Headphone Volume Control
Digital Audio Mixer Mode
AC’97 2.1 FEATURES
Variable Sample Rate Audio
AC’97 FEATURES
AC’97 2.2 Compliant
Greater than 90dB Dynamic Range
Integrated Stereo Headphone Amplifier
Multibit �-� Converter Architecture for Improved S/N
Ratio Greater than 90dB
16-Bit Stereo Full-Duplex Codec
Two Analog Line-Level Stereo Inputs for:
LINE-IN and CD
Mono MIC Input with Built-In Programmable Preamp
High-Quality CD Input with Ground Sense
Power Management Support
48-Terminal TQFP Package
FUNCTIONAL BLOCK DIAGRAM
SoundMAX is a registered trademark of Analog Devices, Inc.
AD1887–SPECIFICATIONS
ANALOG INPUT
HEADPHONE OUT VOLUME
PROGRAMMABLE GAIN AMPLIFIER—ADC
ANALOG MIXER—INPUT GAIN/AMPLIFIERS/ATTENUATORS
DIGITAL DECIMATION AND INTERPOLATION FILTERS*
STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED
AD1887
ANALOG-TO-DIGITAL CONVERTERS
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)
Interchannel Gain Mismatch (Difference of Gain Errors)
DIGITAL-TO-ANALOG CONVERTERS
ANALOG OUTPUT
VREF_OUT Current Drive
STATIC DIGITAL SPECIFICATIONS
Low-Level Input Voltage (VIL)
High-Level Output Voltage (VOH), IOH = 2 mA
Low-Level Output Voltage (VOL), IOL = 2 mA
Input Leakage Current
POWER SUPPLY
Power Supply Range—Digital (DVDD)
Digital Supply Current—3.3 V (DVDD)22
AD1887–SPECIFICATIONS
CLOCK SPECIFICATIONS*
POWER-DOWN STATES
ADC
DAC
ADC + DAC
ADC + DAC + Mixer (Analog CD On)
Mixer
ADC + Mixer
DAC + Mixer
ADC + DAC + Mixer
Analog CD Only (AC-Link On)
Analog CD Only (AC-Link Off)
Standby
*Guaranteed but not tested.
Specifications subject to change without notice.
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)
RESET Inactive to BIT_CLK Startup Delay
SYNC Active High Pulsewidth
SYNC Low Pulsewidth
SYNC Inactive to BIT_CLK Startup Delay
BIT_CLK Frequency
BIT_CLK Period
BIT_CLK Output Jitter*
BIT_CLK High Pulsewidth
BIT_CLK Low Pulsewidth
SYNC Frequency
SYNC Period
Setup to Falling Edge of BIT_CLK
Hold from Falling Edge of BIT_CLK
BIT_CLK Rise Time
BIT_CLK Fall Time
SYNC Rise Time
SYNC Fall Time
SDATA_IN Rise Time
SDATA_IN Fall Time
SDATA_OUT Rise Time
SDATA_OUT Fall Time
End of Slot 2 to BIT_CLK, SDATA_IN Low
Setup to Trailing Edge of RESET (Applies to SYNC, SDATA_OUT)
Rising Edge of RESET to HI-Z Delay
Propagation Delay
RESET Rise Time
*Output jitter is directly dependent on crystal input jitter.
Specifications subject to change without notice.
Figure 1.Cold Reset
Figure 2.Warm Reset
Figure 3.Clock Timing
Figure 4.Data Setup and Hold
Figure 5.Signal Rise and Fall Time
Figure 6.AC Link Low Power Mode Timing
Figure 7.ATE Test Mode
AD1887
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD1887 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS*
Ambient Temperature (Operating)
*Stresses greater than those listed under Absolute Maximum Ratings may cause
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other conditions above those indicated in the
operational section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
ORDERING GUIDE
ENVIRONMENTAL CONDITIONS
Ambient Temperature Rating
TAMB = TCASE – (PD × θCA)
TCASE = Case Temperature in °C
PD = Power Dissipation in W
θCA = Thermal Resistance (Case-to-Ambient)
θJA = Thermal Resistance (Junction-to-Ambient)
θJC = Thermal Resistance (Junction-to-Case)
PIN CONFIGURATION
FILT_L
FILT_R
AFILT2
DVDD1
XTL_IN
XTL_OUT
DVSS1
SDATA_OUT
BIT_CLK
DVSS2
NC = NO CONNECT
SDATA_IN
DVDD2
SYNC
RESET
AFILT1
VREFOUT
VREF
AVSS1AVDD1NCID1ID0AV
SS3
DD3HP_OUT_RAV
SS2
HP_OUT_LAV
DD2NCNCNCNC
CD_L
CD_GND_REF
CD_R
MIC_IN
LINE_IN_LLINE_IN_R
PIN FUNCTION DESCRIPTIONS
Digital I/O
Chip Selects
Analog I/O
These signals connect the AD1887 component to analog sources and sinks, including microphones and speakers
Filter/Reference
These signals are connected to resistors, capacitors, or specific voltages
VREFOUT
AFILT1
AFLIT2
FILT_R
Power and Ground Signals
DVSS1
DVSS2
DVDD2
AVDD1
AD1887
No Connects
Indexed Control Registers
NOTES
All registers not shown and bits containing an X are assumed to be reserved.
Odd register addresses are aliased to the next lower even address.
Reserved registers should not be written.
Zeros should be written to reserved bits.
*Indicates Aliased register for AD1819, AD1819A backward compatibility.

Partno	Mfg	Dc	Qty	Available	Descript
AD1887JST	AD	N/a	419	avai	AC?7 SoundMAX Codec