74VHCT240ATTR ,OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)74VHCT240AOCTAL BUS BUFFERWITH 3 STATE OUTPUTS (INVERTED) ■ HIGH SPEED: t = 5.4 ns (TYP.) at V = 5 ..
74VHCT244 ,Octal Buffer/Line Driver with TRI-STATE Outputs74VHC244 74VHCT244OctalBuffer/LineDriverwithTRI-STATEOutputs#October199574VHC244 74VHCT244#OctalBuf ..
74VHCT244 ,Octal Buffer/Line Driver with TRI-STATE Outputs74VHC244 74VHCT244OctalBuffer/LineDriverwithTRI-STATEOutputs#October199574VHC244 74VHCT244#OctalBuf ..
74VHCT244 ,Octal Buffer/Line Driver with TRI-STATE Outputs74VHC244 74VHCT244OctalBuffer/LineDriverwithTRI-STATEOutputs#October199574VHC244 74VHCT244#OctalBuf ..
74VHCT244A ,Octal Buffer/Line Driver with 3-STATE OutputsGeneral Descriptiondevice can be used to interface 5V to 3V systems and twoThe VHCT244A is an advan ..
74VHCT244AFT ,74VHC CMOS logic IC seriesabsolute maximum ratings, even briefly, lead to deterioration in IC performance or evendestruction. ..
892NCF-101M , Fixed Inductors for Surface Mounting
74VHCT240ATTR
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
1/9June 2001 HIGH SPEED: tPD = 5.4 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION:CC = 4 μA (MAX.) at TA =25°C COMPATIBLE WITH TTL OUTPUTS:
VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS
& OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:OH | = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: PLH ≅ t PHL OPERATING VOLTAGE RANGE:
VCC(OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 240 IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.9V (MAX.)
DESCRIPTIONThe 74VHCT240A is an advanced high-speed
CMOS OCTAL BUS BUFFER (3-STATE)
fabricated with sub-micron silicon gate and
double-layer metal wiring C2 MOS technology.
G enable input governs four BUS BUFFERs.
This device is designed to be used with 3 state
memory address drivers, etc.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V since all
inputs are equipped with TTL threshold.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74VHCT240AOCTAL BUS BUFFER
WITH 3 STATE OUTPUTS (INVERTED)
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74VHCT240A2/9
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X: Don‘t Care
Z : High Impedance
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) Output in OFF State
2) High or Low State
74VHCT240A3/9
RECOMMENDED OPERATING CONDITIONS 1) Output in OFF State
2) High or Low State
3) VIN from 0.8V to 2V
DC SPECIFICATIONS
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns)
(*) Voltage range is 5.0V ± 0.5V
74VHCT240A4/9
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per
Circuit)
DYNAMIC SWITCHING CHARACTERISTICS 1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.0V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.0V. Inputs under test switching: 3.0V to threshold (VILD), 0V to threshold
(VIHD), f=1MHz.
74VHCT240A5/9
TEST CIRCUIT CL =15/ 50pF or equivalent (includes jig and probe capacitance)
RL = R1 = 1KΩ or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1 : PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
74VHCT240A6/9
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
