74VHC574TTR ,OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT NON INVERTINGAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74VHC574TTR ,OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT NON INVERTINGABSOLUTE MAXIMUM RATINGS Symbol Parameter Value UnitV Supply Voltage-0.5 to +7.0 VCCV DC Input ..
74VHC594MTR ,8 BIT SHIFT REGISTER WITH OUTPUT REGISTER74VHC5948 BIT SHIFT REGISTERWITH OUTPUT REGISTER■ HIGH SPEED: t = 4.2ns (TYP.) at V =5VPD CC■ LOW P ..
74VHC595 ,8-Bit Shift Register with Output Latches74VHC595 8-Bit Shift Register with Output LatchesAugust 1993Revised April 199974VHC5958-Bit Shift R ..
74VHC595 ,8-Bit Shift Register with Output LatchesGeneral Descriptionapplied to the input pins without regard to the supply volt-The VHC595 is an adv ..
74VHC595 ,8-Bit Shift Register with Output LatchesGeneral Descriptionapplied to the input pins without regard to the supply volt-The VHC595 is an adv ..
74VHC574M-74VHC574TTR
OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT NON INVERTING
1/11June 2001 HIGH SPEED: f MAX = 180 MHz (TYP .) at VCC = 5V LOW POWER DISSIPATION:CC = 4 μA (MAX.) at TA =25°C HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:OH | = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL OPERATING VOLTAGE RANGE:CC (OPR) = 2V to 5.5V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 574 IMPROVED LATCH-UP IMMUNITY LOW NOISE: V OLP = 0.9V (MAX.)
DESCRIPTIONThe 74VHC574 is an advanced high-speed
CMOS OCTAL D-TYPE FLIP FLOP with 3
STATE OUTPUTS NON INVERTING fabricated
with sub-micron silicon gate and double-layer
metal wiring C2 MOS technology.
These 8 bit D-Type flip-flop is controlled by a clock
input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
outputs will be set to the logic states that were
setup at the D inputs.
While the (OE) input is low, the 8 outputs will be in
a normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state.
The Output control does not affect the internal
operation of flip flop; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74VHC574OCTAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUTS NON INVERTING
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
74VHC5742/11
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE X : Don’t Care
Z : High Impedance
LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays
74VHC5743/11
ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
RECOMMENDED OPERATING CONDITIONS 1) VIN from 30% to 70% of VCC
74VHC5744/11
DC SPECIFICATIONS
74VHC5745/11
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns)
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
Note 1 : Parameter guaranteed by design. tsoLH = |tpLHm - tpLHn|, tsoHL = |tpHLm - tpHLn|
CAPACITIVE CHARACTERISTICS 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per
Flip-Flop)
74VHC5746/11
DYNAMIC SWITCHING CHARACTERISTICS 1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Inputs under test switching: 5.0V to threshold (VILD), 0V to threshold
(VIHD), f=1MHz.
TEST CIRCUIT CL =15/50pF or equivalent (includes jig and probe capacitance)
RL = R1 = 1KΩ or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
