74LVQ86 ,QUAD EXCLUSIVE OR GATEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVT00DB ,3.3V Quad 2-input NAND gate
74LVT125 ,3.3V ABT Quad Buffer with TRI-STATE Outputs74LVT1253.3VABTQuadBufferwithTRI-STATEOutputsPRELIMINARYNovember199674LVT1253.3VABTQuadBufferwithTR ..
74LVT126PW ,3.3V Quad buffer 3-State
74LVT14 ,3.3V Hex inverter Schmitt trigger
74LVT1403DR ,3.3 V combined 8-bit bus receiver and 4-bit bus driver
83021012A ,8-Bit Universal Shift/Storage Registers With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
83021AMILF , 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR
8302401EA ,8302401EA · Hermetically Sealed, Low IF, Wide Vcc, High Gain OptocouplersfeaturesLife Critical Systems an open collector output providingThe connection of a 0.1 μF bypass c ..
83026AIL , LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
8304AMI , LOW SKEW, 1-TO-4 LVCMOS / LVTTL FANOUT BUFFER
831C-2 , 83 SERIES MOLDED DIP THRU-HOLE AND SURFACE MOUNT DRY REED RELAYS
74LVQ86
QUAD EXCLUSIVE OR GATE
1/11July 2004 HIGH SPEED:
tPD = 5.5ns (TYP.) at VCC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION:
ICC = 2μA (MAX.) at TA=25°C LOW NOISE:
VOLP = 0.3V (TYP.) at VCC = 3.3V 75Ω TRANSMISSION LINE DRIVING
CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE:OH| = IOL = 12mA (MIN) at VCC = 3.0 V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS:PLH ≅ tPHL OPERATING VOLTAGE RANGE:CC (OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 86 IMPROVED LATCH-UP IMMUNITY
DESCRIPTIONThe 74LVQ86 is a low voltage CMOS QUAD
EXCLUSIVE OR GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C2 MOS technology. It is ideal for low power
and low noise 3.3V applications.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74LVQ86QUAD EXCLUSIVE OR GATE
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes Rev. 5
74LVQ862/11
Figure 2: Input And Output Equivalent Circuit Table 2: Pin Description
Table 3: Truth Table
Table 4: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
Table 5: Recommended Operating Conditions 1) Truth Table guaranteed: 1.2V to 3.6V
2) VIN from 0.8V to 2V
74LVQ863/11
Table 6: DC Specifications 1) Maximum test duration 2ms, one output loaded at time
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 75Ω
Table 7: Dynamic Switching Characteristics 1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (VILD), 0V to threshold
(VIHD), f=1MHz.
74LVQ864/11
Table 8: AC Electrical Characteristics (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = |tPLHm - tPLHn|, tOSHL = |tPHLm - tPHLn|)
2) Parameter guaranteed by design
(*) Voltage range is 3.3V ± 0.3V
Table 9: Capacitive Characteristics 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/4 (per gate)
Figure 3: Test Circuit CL = 50pF or equivalent (includes jig and probe capacitance)
RL = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
74LVQ865/11
Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
