74LVQ273 ,Low Voltage Octal D-Type Flip-FlopElectrical CharacteristicsV T = +25°CT = −40°C to +85°CCC A ASymbol Parameter Units Conditions(V) T ..
74LVQ273QSC ,Low Voltage Octal D Flip-FlopElectrical CharacteristicsV T = +25°CT = −40°C to +85°CCC A ASymbol Parameter Units Conditions(V) T ..
74LVQ273T ,OCTAL D-TYPE FLIP FLOP WITH CLEARABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitV Supply Voltage -0.5 to +7 VCCV DC Input Voltag ..
74LVQ280M ,8 BIT PARITY GENERATORAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVQ32M ,QUAD 2-INPUT OR GATEapplications.74 SERIES 32 The internal circuit is composed of 2 stagesincluding buffer output, whic ..
74LVQ32SC ,Low Voltage Quad 2-Input OR Gate74LVQ32 Low Voltage Quad 2-Input OR GateFebruary 1992Revised June 200174LVQ32Low Voltage Quad 2-Inp ..
82S131 ,2K-bit TTL bipolar PROM
83021012A ,8-Bit Universal Shift/Storage Registers With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
83021AMILF , 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR
8302401EA ,8302401EA · Hermetically Sealed, Low IF, Wide Vcc, High Gain OptocouplersfeaturesLife Critical Systems an open collector output providingThe connection of a 0.1 μF bypass c ..
83026AIL , LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
8304AMI , LOW SKEW, 1-TO-4 LVCMOS / LVTTL FANOUT BUFFER
74LVQ273
Low Voltage Octal D-Type Flip-Flop
74LVQ273 Low Voltage Octal D-Type Flip-Flop February 1992 Revised June 2001 74LVQ273 Low Voltage Octal D-Type Flip-Flop General Description Features The LVQ273 has eight edge-triggered D-type flip-flops withIdeal for low power/low noise 3.3V applications individual D inputs and Q outputs. The common bufferedImplements patented EMI reduction circuitry Clock (CP) and Master Reset (MR) input load and reset Available in SOIC JEDEC, SOIC EIAJ and QSOP (clear) all flip-flops simultaneously. packages The register is fully edge-triggered. The state of each D Guaranteed simultaneous switching noise level and input, one setup time before the LOW-to-HIGH clock transi- dynamic threshold performance tion, is transferred to the corresponding flip-flop’s Q output. Improved latch-up immunity All outputs will be forced LOW independently of Clock or Guaranteed incident wave switching into 75Ω Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only4 kV minimum ESD immunity is required and the Clock and Master Reset are common to all storage elements. Ordering Code: Order Number Package Number Package Description 74LVQ273SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LVQ273SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LVQ273QSC MQA20 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbols Connection Diagram IEEE/IEC Pin Descriptions Pin Names Description D –D Data Inputs 0 7 MR Master Reset CP Clock Pulse Input Q –Q Data Outputs 0 7 © 2001 DS011358
